JPH01138145U - - Google Patents
Info
- Publication number
- JPH01138145U JPH01138145U JP3507088U JP3507088U JPH01138145U JP H01138145 U JPH01138145 U JP H01138145U JP 3507088 U JP3507088 U JP 3507088U JP 3507088 U JP3507088 U JP 3507088U JP H01138145 U JPH01138145 U JP H01138145U
- Authority
- JP
- Japan
- Prior art keywords
- central processing
- transmission line
- signal
- processing system
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012544 monitoring process Methods 0.000 claims description 4
- 230000005540 biological transmission Effects 0.000 claims 6
- 238000010586 diagram Methods 0.000 description 4
Description
第1図は本考案にかかる中央処理システムにお
ける自己監視回路の一実施例を示すブロツク図、
第2図は第1図に示した実施例における制御対象
機器のインタフエース回路を示すグロツク図、第
3図は第1図に示した一実施例における自己監視
のための動作を説明するために用いられたフロー
チヤート、第4図は従来の中央処理システムを示
すブロツク図、第5図は従来の他の中央処理シス
テムを示すブロツク図である。
1……中央制御部、2……マイクロ中央処理装
置、3……バス、4……出力ポート、5……入力
ポート、6,16……コネクタ、7……出力デー
タバス、8……リードライト制御信号線、9,1
0,11……ストローブ信号線、12……共通デ
ータバス、13―1〜13―3……制御対象機器
、14―1〜14―3……入力データバス、15
―1〜15―3……折り返しバス、17,18,
19,20……折り返し信号線、21,24,2
5……ノツト回路、22,23……アンド回路、
26,27……ラツチ回路、28―1〜28―8
……ナンド回路。
FIG. 1 is a block diagram showing an embodiment of a self-monitoring circuit in a central processing system according to the present invention;
FIG. 2 is a block diagram showing the interface circuit of the controlled device in the embodiment shown in FIG. 1, and FIG. 3 is for explaining the operation for self-monitoring in the embodiment shown in FIG. FIG. 4 is a block diagram showing a conventional central processing system, and FIG. 5 is a block diagram showing another conventional central processing system. 1... Central control unit, 2... Micro central processing unit, 3... Bus, 4... Output port, 5... Input port, 6, 16... Connector, 7... Output data bus, 8... Lead Light control signal line, 9,1
0, 11...Strobe signal line, 12...Common data bus, 13-1 to 13-3...Controlled equipment, 14-1 to 14-3...Input data bus, 15
-1~15-3... Return bus, 17, 18,
19, 20... Return signal line, 21, 24, 2
5...Knot circuit, 22, 23...AND circuit,
26, 27... Latch circuit, 28-1 to 28-8
...Nand circuit.
Claims (1)
を介して伝送路に送出し、さらに該信号を該伝送
路を介して制御対象機器に伝送することにより該
制御対象機器を制御する中央処理システムにおい
て、 前記伝送路に伝送されている信号を該伝送路か
ら分岐した分岐路を介して入力する入力ポートを
前記中央処理装置に付設し、該中央処理装置は該
伝送路に送出した信号と前記入力ポートを介して
入力した信号とを比較し、両者の信号が一致して
いるか否かに基づいて自己監視を行うことを特徴
とする中央処理システムにおける自己監視回路。[Claims for Utility Model Registration] A signal output from a central processing unit is sent to a transmission line through an output port, and the signal is further transmitted to the controlled apparatus via the transmission line, thereby controlling the controlled apparatus. In a central processing system for controlling the transmission line, an input port for inputting a signal transmitted to the transmission line via a branch line branched from the transmission line is attached to the central processing unit, and the central processing unit controls the transmission line. A self-monitoring circuit in a central processing system, characterized in that it compares a signal sent to the central processing system with a signal inputted through the input port, and performs self-monitoring based on whether or not the two signals match.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3507088U JPH01138145U (en) | 1988-03-16 | 1988-03-16 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3507088U JPH01138145U (en) | 1988-03-16 | 1988-03-16 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01138145U true JPH01138145U (en) | 1989-09-21 |
Family
ID=31261727
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3507088U Pending JPH01138145U (en) | 1988-03-16 | 1988-03-16 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01138145U (en) |
-
1988
- 1988-03-16 JP JP3507088U patent/JPH01138145U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES438727A1 (en) | Input/output port control | |
JPH01138145U (en) | ||
KR880009501A (en) | Data acquisition device for loop connected control system | |
JPS63182726A (en) | Automatic power supply control system | |
KR880002086A (en) | Automatic batch processing system and its processing control method | |
JPS61233859A (en) | Programmable controller | |
JPS58101361A (en) | Data processor | |
JPS6160041A (en) | Address setting system | |
JPS6011554U (en) | intercom device | |
JPS6381487U (en) | ||
JPS63143639A (en) | System monitoring device | |
JPS6383801A (en) | Operation switching device | |
JPH0295076A (en) | Remote supervisory and controlling system | |
JPH03246735A (en) | Monitoring signal detecting system | |
JPH0384694U (en) | ||
JPS62191909A (en) | Remote power source closing device | |
EP0330110A3 (en) | Direct memory access controller | |
KR940020646A (en) | Matching device between input / output processor and VME bus adapter card | |
JPH01178612U (en) | ||
JPH01100202U (en) | ||
JPS59157706A (en) | Regulating device | |
JPH036155A (en) | Buffer controlling system | |
JPH0270250U (en) | ||
JPS60215267A (en) | Disk device | |
JPS56165482A (en) | Abnormal diagnosing method of data transmission line |