JPH01120029A - Scribe structure of semiconductor manufacturing equipment - Google Patents

Scribe structure of semiconductor manufacturing equipment

Info

Publication number
JPH01120029A
JPH01120029A JP62277725A JP27772587A JPH01120029A JP H01120029 A JPH01120029 A JP H01120029A JP 62277725 A JP62277725 A JP 62277725A JP 27772587 A JP27772587 A JP 27772587A JP H01120029 A JPH01120029 A JP H01120029A
Authority
JP
Japan
Prior art keywords
insulation film
chip
edge
insulating film
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62277725A
Other languages
Japanese (ja)
Inventor
Yoshifumi Ota
敬文 太田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP62277725A priority Critical patent/JPH01120029A/en
Publication of JPH01120029A publication Critical patent/JPH01120029A/en
Pending legal-status Critical Current

Links

Landscapes

  • Formation Of Insulating Films (AREA)
  • Dicing (AREA)

Abstract

PURPOSE:To reduce deterioration of electric reliability of a semiconductor which is made by dicing a semiconductor substrate formed of a plurality of circuits to each chip, by covering the insulation film of chip end with an insulation film successively. CONSTITUTION:The edge of each chip of a semiconductor device which has a plurality of circuits on a semiconductor substrate 6 has a scribe structure that the edge of a primary insulation film 2 is covered with a secondary insulation film 3 which is provided on the primary insulation film 2, and the edge of the secondary insulation film 3 is covered with a third insulation film 4. For instance, the edge of a chip is constructed so that the secondary insulation film 3 covers a thermal oxide film 2 including its side, the third insulation film 4 covers the secondary insulation film 3, and the fourth passivation film 5 covers the third insulation film 4. Interface of each insulation film can be thereby reduced at the chip edge and the thickened insulation film including its side prevents water and etchant from entering, thus preventing deterioration of electric reliability.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体装置に於いて半導体基板上に複数の回
路を任し、各チップごとに分割し使用する場合のスクラ
イブ構造に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a scribe structure for use in a semiconductor device in which a plurality of circuits are placed on a semiconductor substrate and each chip is divided for use.

〔発明の概要〕[Summary of the invention]

半導体基板上に、複数の回路を作成したものを各チップ
ごとにダイシングして使用する半導体装置においてチッ
プ端部の絶縁膜を次々に絶縁膜によりおおうことにより
電気的信頼性劣化を低減をしたものである。
In a semiconductor device in which multiple circuits are created on a semiconductor substrate and each chip is diced, deterioration in electrical reliability is reduced by covering the insulating film at the edge of the chip one after another with an insulating film. It is.

うに、絶縁膜を多層にかさねファイナルパシベーション
のパターンユング時に一括してエツチング液時に絶縁膜
と絶縁膜との・界面よりエツチング液が入り込みサイド
エッチが発生してしまう。
When the insulating films are stacked in multiple layers and the etching solution is applied all at once during final passivation patterning, the etching solution enters from the interface between the insulating films and side etching occurs.

また、スクライブを、ダイシングするさいに、オーバー
コートにクラック等が発生しチップ内部まで入り込み易
(水分が侵入し電気的信頼性を著しく低下させてしまう
という、問題点を「していた。
Additionally, when dicing the scribe, cracks occur in the overcoat, allowing moisture to easily penetrate into the inside of the chip, significantly reducing electrical reliability.

〔6問題点を解決するための手段〕 本発明の、半導体装置におけるスクライブ構造は、チッ
プ端部において下の絶縁膜を次の絶縁膜が次々に縦・横
両方向にわたっておおうことを特徴とする。
[Means for Solving Problem 6] The scribe structure in a semiconductor device according to the present invention is characterized in that the next insulating film successively covers the lower insulating film in both the vertical and horizontal directions at the end of the chip.

〔実施例〕〔Example〕

以下、本発明について、実施例に基づき詳細に説明する
Hereinafter, the present invention will be described in detail based on examples.

第1図は、本発明の実施例における断面図である。第2
図は従来のスクライブ構造を示す。
FIG. 1 is a sectional view of an embodiment of the present invention. Second
The figure shows a conventional scribe structure.

第1図は半導体製造装置において実施したものでありチ
ップ端部において絶縁膜をかさねる場合において第2の
熱酸化膜を第3の絶縁膜が横方向までおおい、第4の絶
縁膜がm3の絶縁膜をおおい第5のパンベージ3ン膜が
第4の絶縁膜をおおっているスクライブ構造例である。
Figure 1 shows an example of a semiconductor manufacturing device in which an insulating film is overlaid on the edge of a chip, with a third insulating film covering the second thermal oxide film in the lateral direction, and a fourth insulating film covering an insulating film of m3. This is an example of a scribe structure in which a fifth insulating film is covered with a fourth insulating film.

〔発明の効果〕〔Effect of the invention〕

上述の如く、本発明によればチップ端部において各絶R
膜との界面を出来るだけ減少させるとともに横方向に対
しても絶縁膜を厚くすることにより水分及び、エツチン
グ液の侵入をおさえ電気的信頼性劣化を防止する。又、
ダイシング時、バシベーシ3ンにカケが発生した場合で
も、内部への進入を最小限におさえチップへのダメージ
を低減し品質向上をもたらすものである。
As described above, according to the present invention, each disconnection radius at the end of the chip is
By reducing the interface with the film as much as possible and making the insulating film thicker in the lateral direction, moisture and etching solution are prevented from entering, thereby preventing deterioration of electrical reliability. or,
Even if chips occur in the bassinet during dicing, the intrusion into the interior is minimized, reducing damage to chips and improving quality.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明の半導体装置のスクライブ構造の実施
例を示す断面図。 第2図は、従来の半導体装置のスクライブ構造を示す断
面図。 1・・・半導体基板 2・・・熱酸化膜 3・・・絶縁膜 4・・・絶縁膜 5・・・絶am (バンベーション股)6・・・シリコ
ン基板 以  上 出願人 セイコーエプン/株式会社
FIG. 1 is a sectional view showing an embodiment of a scribe structure of a semiconductor device according to the present invention. FIG. 2 is a cross-sectional view showing a scribe structure of a conventional semiconductor device. 1... Semiconductor substrate 2... Thermal oxide film 3... Insulating film 4... Insulating film 5... Absolute am (vanvation crotch) 6... Silicon substrate or more Applicant Seiko Epun Co., Ltd.

Claims (1)

【特許請求の範囲】[Claims]  半導体基板上に複数個からなる回路を有する半導体装
置において、各チップ端部において第一の絶縁膜と該第
一の絶縁膜上に設けられた第二の絶縁膜が該第一の絶縁
膜端部をおおい第三の絶縁膜が該第二の絶縁膜端部をお
おうスクライブ構造を有することを特徴とする半導体製
造装置のスクライブ構造。
In a semiconductor device having a plurality of circuits on a semiconductor substrate, a first insulating film and a second insulating film provided on the first insulating film are arranged at the ends of the first insulating film at each chip end. 1. A scribe structure for semiconductor manufacturing equipment, characterized in that the scribe structure has a scribe structure in which a third insulating film covers an end of the second insulating film.
JP62277725A 1987-11-02 1987-11-02 Scribe structure of semiconductor manufacturing equipment Pending JPH01120029A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62277725A JPH01120029A (en) 1987-11-02 1987-11-02 Scribe structure of semiconductor manufacturing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62277725A JPH01120029A (en) 1987-11-02 1987-11-02 Scribe structure of semiconductor manufacturing equipment

Publications (1)

Publication Number Publication Date
JPH01120029A true JPH01120029A (en) 1989-05-12

Family

ID=17587450

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62277725A Pending JPH01120029A (en) 1987-11-02 1987-11-02 Scribe structure of semiconductor manufacturing equipment

Country Status (1)

Country Link
JP (1) JPH01120029A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06204401A (en) * 1991-06-27 1994-07-22 Samsung Electron Co Ltd Semiconductor wafer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06204401A (en) * 1991-06-27 1994-07-22 Samsung Electron Co Ltd Semiconductor wafer

Similar Documents

Publication Publication Date Title
JPH01120029A (en) Scribe structure of semiconductor manufacturing equipment
JPS60200541A (en) Semiconductor device
JPH0415626B2 (en)
JPH0426162A (en) Floating gate semiconductor memory and manufacture thereof
JP2551030B2 (en) Semiconductor device and manufacturing method thereof
JP3133425B2 (en) Semiconductor device and manufacturing method thereof
JPS60148147A (en) Semiconductor device
JPS60177689A (en) Superconductive circuit device
JPS6035568A (en) Semiconductor integrated circuit device
JPS62181436A (en) Semiconductor device
JPS61253832A (en) Semiconductor device
JP2715716B2 (en) Semiconductor device
JP3031137B2 (en) Insulator-isolated semiconductor device
JPS63283060A (en) Dielectric isolation type semiconductor device and its manufacture
JPH0226039A (en) Semiconductor device
JPH01289166A (en) Semiconductor device
JPH02158132A (en) Semiconductor device
JPH03196627A (en) Resin-sealed semiconductor device
JPS63244756A (en) Multilayer interconnection structure
JPS6387750A (en) Manufacture of semiconductor device
JPH031539A (en) Manufacture of semiconductor device
JPH04286341A (en) Semiconductor device
JPH0268944A (en) Semiconductor device
JPS61207033A (en) Manufacture of semiconductor device
JPS61172347A (en) Manufacture of semiconductor integrated circuit device

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090905

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090905

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090905

Year of fee payment: 6

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090905

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090905

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 6

Free format text: PAYMENT UNTIL: 20090905

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20120905

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20120905

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130905

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees