JP7802819B2 - プロセッシングインメモリ同時処理システム及び方法 - Google Patents

プロセッシングインメモリ同時処理システム及び方法

Info

Publication number
JP7802819B2
JP7802819B2 JP2023556927A JP2023556927A JP7802819B2 JP 7802819 B2 JP7802819 B2 JP 7802819B2 JP 2023556927 A JP2023556927 A JP 2023556927A JP 2023556927 A JP2023556927 A JP 2023556927A JP 7802819 B2 JP7802819 B2 JP 7802819B2
Authority
JP
Japan
Prior art keywords
pim
kernel
commands
instructions
kernels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023556927A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024511751A5 (cg-RX-API-DMAC7.html
JP2024511751A (ja
Inventor
アンバー ハッサーン ムハンマド
エル． チュウ マイケル
アジ アシュウィン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2024511751A publication Critical patent/JP2024511751A/ja
Publication of JP2024511751A5 publication Critical patent/JP2024511751A5/ja
Application granted granted Critical
Publication of JP7802819B2 publication Critical patent/JP7802819B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7821—Tightly coupled to memory, e.g. computational memory, smart memory, processor in memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a secondary processor, e.g. coprocessor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Software Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Advance Control (AREA)
JP2023556927A 2021-03-30 2022-03-29 プロセッシングインメモリ同時処理システム及び方法 Active JP7802819B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17/217,792 2021-03-30
US17/217,792 US11468001B1 (en) 2021-03-30 2021-03-30 Processing-in-memory concurrent processing system and method
PCT/US2022/022357 WO2022212383A1 (en) 2021-03-30 2022-03-29 Processing-in-memory concurrent processing system and method

Publications (3)

Publication Number Publication Date
JP2024511751A JP2024511751A (ja) 2024-03-15
JP2024511751A5 JP2024511751A5 (cg-RX-API-DMAC7.html) 2025-03-14
JP7802819B2 true JP7802819B2 (ja) 2026-01-20

Family

ID=83449773

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023556927A Active JP7802819B2 (ja) 2021-03-30 2022-03-29 プロセッシングインメモリ同時処理システム及び方法

Country Status (6)

Country Link
US (2) US11468001B1 (cg-RX-API-DMAC7.html)
EP (1) EP4315041A4 (cg-RX-API-DMAC7.html)
JP (1) JP7802819B2 (cg-RX-API-DMAC7.html)
KR (1) KR20240004361A (cg-RX-API-DMAC7.html)
CN (1) CN117377943A (cg-RX-API-DMAC7.html)
WO (1) WO2022212383A1 (cg-RX-API-DMAC7.html)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11468001B1 (en) * 2021-03-30 2022-10-11 Advanced Micro Devices, Inc. Processing-in-memory concurrent processing system and method
US12292838B2 (en) * 2021-12-22 2025-05-06 SK Hynix Inc. Host device performing near data processing function and accelerator system including the same
US11977782B2 (en) * 2022-06-30 2024-05-07 Advanced Micro Devices, Inc. Approach for enabling concurrent execution of host memory commands and near-memory processing commands
US12461684B2 (en) * 2022-12-29 2025-11-04 Advanced Micro Devices, Inc. Scheduling processing-in-memory transactions
US20240419330A1 (en) * 2023-06-19 2024-12-19 Advanced Micro Devices, Inc. Atomic Execution of Processing-in-Memory Operations
KR20250019482A (ko) 2023-08-01 2025-02-10 삼성전자주식회사 가속기, 이를 포함하는 전자 장치 및 그 동작 방법
CN119201001B (zh) * 2024-10-16 2025-04-22 鼎道智芯(上海)半导体有限公司 一种数据处理方法和相关装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150106574A1 (en) 2013-10-15 2015-04-16 Advanced Micro Devices, Inc. Performing Processing Operations for Memory Circuits using a Hierarchical Arrangement of Processing Circuits

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3654178B1 (en) * 2012-03-30 2023-07-12 Intel Corporation Mechanism for issuing requests to an accelerator from multiple threads
US10346195B2 (en) * 2012-12-29 2019-07-09 Intel Corporation Apparatus and method for invocation of a multi threaded accelerator
CN107408405B (zh) 2015-02-06 2021-03-05 美光科技公司 用于并行写入到多个存储器装置位置的设备及方法
US10048888B2 (en) * 2016-02-10 2018-08-14 Micron Technology, Inc. Apparatuses and methods for partitioned parallel data movement
KR101847262B1 (ko) * 2016-03-18 2018-05-28 연세대학교 산학협력단 하드웨어 가속기를 포함하는 메인 메모리 및 메인 메모리의 동작 방법
US10453502B2 (en) 2016-04-04 2019-10-22 Micron Technology, Inc. Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions
US10282308B2 (en) * 2016-06-23 2019-05-07 Advanced Micro Devices, Inc. Method and apparatus for reducing TLB shootdown overheads in accelerator-based systems
US10802883B2 (en) * 2018-08-21 2020-10-13 Intel Corporation Method, system, and device for near-memory processing with cores of a plurality of sizes
US10483978B1 (en) * 2018-10-16 2019-11-19 Micron Technology, Inc. Memory device processing
CN111679785B (zh) 2019-03-11 2025-03-11 三星电子株式会社 用于处理操作的存储器装置及其操作方法、数据处理系统
KR102707631B1 (ko) 2019-05-10 2024-09-13 에스케이하이닉스 주식회사 연산 회로를 포함하는 메모리 장치, 이를 제어하는 메모리 컨트롤러 및 이를 포함하는 메모리 시스템
US20220206869A1 (en) * 2020-12-28 2022-06-30 Advanced Micro Devices, Inc. Virtualizing resources of a memory-based execution device
KR20220107617A (ko) * 2021-01-25 2022-08-02 에스케이하이닉스 주식회사 인메모리 프로세싱을 수행하는 병렬 처리 시스템
US11468001B1 (en) * 2021-03-30 2022-10-11 Advanced Micro Devices, Inc. Processing-in-memory concurrent processing system and method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150106574A1 (en) 2013-10-15 2015-04-16 Advanced Micro Devices, Inc. Performing Processing Operations for Memory Circuits using a Hierarchical Arrangement of Processing Circuits

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
KIM, Chang Hyun et al.，Silent-PIM: Realizing the Processing-in-Memory Computing With Standard Memory Requests，IEEE Transactions on Parallel and Distributed Systems，米国，IEEE，2021年03月11日，pages:251-262

Also Published As

Publication number Publication date
US11868306B2 (en) 2024-01-09
US20230099163A1 (en) 2023-03-30
EP4315041A4 (en) 2025-05-14
CN117377943A (zh) 2024-01-09
US20220318012A1 (en) 2022-10-06
WO2022212383A1 (en) 2022-10-06
US11468001B1 (en) 2022-10-11
JP2024511751A (ja) 2024-03-15
EP4315041A1 (en) 2024-02-07
KR20240004361A (ko) 2024-01-11

Similar Documents

Publication Publication Date Title
JP7802819B2 (ja) プロセッシングインメモリ同時処理システム及び方法
US11892949B2 (en) Reducing cache transfer overhead in a system
US10860326B2 (en) Multi-threaded instruction buffer design
TWI620128B (zh) 在中央處理單元與圖形處理單元間分享資源之裝置與系統
US10089229B2 (en) Cache allocation with code and data prioritization
CN108268385B (zh) 具有集成目录高速缓存的优化的高速缓存代理
US20170286118A1 (en) Processors, methods, systems, and instructions to fetch data to indicated cache level with guaranteed completion
JP7126136B2 (ja) 再構成可能なキャッシュアーキテクチャおよびキャッシュコヒーレンシの方法
CN115114186A (zh) 用于多核架构的近数据加速的技术
US20180336034A1 (en) Near memory computing architecture
EP4328756B1 (en) Device and method with memory request processing using memory address space extension
US8862786B2 (en) Program execution with improved power efficiency
US20250103390A1 (en) Data Processing Method, Apparatus, Device, and System
JP2008529181A (ja) ライン・アクセスおよびワード・アクセスの結合を用いてメモリをアクセスするためのシステムおよび方法
US20120110594A1 (en) Load balancing when assigning operations in a processor
US10620958B1 (en) Crossbar between clients and a cache
CN117632778A (zh) 电子装置和操作电子装置的方法
US12468543B2 (en) Boot initialization without home node involvement
CN120104549A (zh) 一种共享内存的数据访问方法、装置、设备及存储介质

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250306

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20250306

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20250306

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250617

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250916

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251209

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260107

R150 Certificate of patent or registration of utility model

Ref document number: 7802819

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150