JP2024511751A5 - - Google Patents
Info
- Publication number
- JP2024511751A5 JP2024511751A5 JP2023556927A JP2023556927A JP2024511751A5 JP 2024511751 A5 JP2024511751 A5 JP 2024511751A5 JP 2023556927 A JP2023556927 A JP 2023556927A JP 2023556927 A JP2023556927 A JP 2023556927A JP 2024511751 A5 JP2024511751 A5 JP 2024511751A5
- Authority
- JP
- Japan
- Prior art keywords
- pim
- kernel
- circuit
- memory device
- commands
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US17/217,792 | 2021-03-30 | ||
| US17/217,792 US11468001B1 (en) | 2021-03-30 | 2021-03-30 | Processing-in-memory concurrent processing system and method |
| PCT/US2022/022357 WO2022212383A1 (en) | 2021-03-30 | 2022-03-29 | Processing-in-memory concurrent processing system and method |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2024511751A JP2024511751A (ja) | 2024-03-15 |
| JP2024511751A5 true JP2024511751A5 (cg-RX-API-DMAC7.html) | 2025-03-14 |
| JP7802819B2 JP7802819B2 (ja) | 2026-01-20 |
Family
ID=83449773
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023556927A Active JP7802819B2 (ja) | 2021-03-30 | 2022-03-29 | プロセッシングインメモリ同時処理システム及び方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US11468001B1 (cg-RX-API-DMAC7.html) |
| EP (1) | EP4315041A4 (cg-RX-API-DMAC7.html) |
| JP (1) | JP7802819B2 (cg-RX-API-DMAC7.html) |
| KR (1) | KR20240004361A (cg-RX-API-DMAC7.html) |
| CN (1) | CN117377943A (cg-RX-API-DMAC7.html) |
| WO (1) | WO2022212383A1 (cg-RX-API-DMAC7.html) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11468001B1 (en) * | 2021-03-30 | 2022-10-11 | Advanced Micro Devices, Inc. | Processing-in-memory concurrent processing system and method |
| US12292838B2 (en) * | 2021-12-22 | 2025-05-06 | SK Hynix Inc. | Host device performing near data processing function and accelerator system including the same |
| US11977782B2 (en) * | 2022-06-30 | 2024-05-07 | Advanced Micro Devices, Inc. | Approach for enabling concurrent execution of host memory commands and near-memory processing commands |
| US12461684B2 (en) * | 2022-12-29 | 2025-11-04 | Advanced Micro Devices, Inc. | Scheduling processing-in-memory transactions |
| US20240419330A1 (en) * | 2023-06-19 | 2024-12-19 | Advanced Micro Devices, Inc. | Atomic Execution of Processing-in-Memory Operations |
| KR20250019482A (ko) | 2023-08-01 | 2025-02-10 | 삼성전자주식회사 | 가속기, 이를 포함하는 전자 장치 및 그 동작 방법 |
| CN119201001B (zh) * | 2024-10-16 | 2025-04-22 | 鼎道智芯(上海)半导体有限公司 | 一种数据处理方法和相关装置 |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3654178B1 (en) * | 2012-03-30 | 2023-07-12 | Intel Corporation | Mechanism for issuing requests to an accelerator from multiple threads |
| US10346195B2 (en) * | 2012-12-29 | 2019-07-09 | Intel Corporation | Apparatus and method for invocation of a multi threaded accelerator |
| US20150106574A1 (en) * | 2013-10-15 | 2015-04-16 | Advanced Micro Devices, Inc. | Performing Processing Operations for Memory Circuits using a Hierarchical Arrangement of Processing Circuits |
| CN107408405B (zh) | 2015-02-06 | 2021-03-05 | 美光科技公司 | 用于并行写入到多个存储器装置位置的设备及方法 |
| US10048888B2 (en) * | 2016-02-10 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for partitioned parallel data movement |
| KR101847262B1 (ko) * | 2016-03-18 | 2018-05-28 | 연세대학교 산학협력단 | 하드웨어 가속기를 포함하는 메인 메모리 및 메인 메모리의 동작 방법 |
| US10453502B2 (en) | 2016-04-04 | 2019-10-22 | Micron Technology, Inc. | Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions |
| US10282308B2 (en) * | 2016-06-23 | 2019-05-07 | Advanced Micro Devices, Inc. | Method and apparatus for reducing TLB shootdown overheads in accelerator-based systems |
| US10802883B2 (en) * | 2018-08-21 | 2020-10-13 | Intel Corporation | Method, system, and device for near-memory processing with cores of a plurality of sizes |
| US10483978B1 (en) * | 2018-10-16 | 2019-11-19 | Micron Technology, Inc. | Memory device processing |
| CN111679785B (zh) | 2019-03-11 | 2025-03-11 | 三星电子株式会社 | 用于处理操作的存储器装置及其操作方法、数据处理系统 |
| KR102707631B1 (ko) | 2019-05-10 | 2024-09-13 | 에스케이하이닉스 주식회사 | 연산 회로를 포함하는 메모리 장치, 이를 제어하는 메모리 컨트롤러 및 이를 포함하는 메모리 시스템 |
| US20220206869A1 (en) * | 2020-12-28 | 2022-06-30 | Advanced Micro Devices, Inc. | Virtualizing resources of a memory-based execution device |
| KR20220107617A (ko) * | 2021-01-25 | 2022-08-02 | 에스케이하이닉스 주식회사 | 인메모리 프로세싱을 수행하는 병렬 처리 시스템 |
| US11468001B1 (en) * | 2021-03-30 | 2022-10-11 | Advanced Micro Devices, Inc. | Processing-in-memory concurrent processing system and method |
-
2021
- 2021-03-30 US US17/217,792 patent/US11468001B1/en active Active
-
2022
- 2022-03-29 KR KR1020237036802A patent/KR20240004361A/ko active Pending
- 2022-03-29 JP JP2023556927A patent/JP7802819B2/ja active Active
- 2022-03-29 EP EP22782028.9A patent/EP4315041A4/en active Pending
- 2022-03-29 CN CN202280025112.5A patent/CN117377943A/zh active Pending
- 2022-03-29 WO PCT/US2022/022357 patent/WO2022212383A1/en not_active Ceased
- 2022-09-13 US US17/943,527 patent/US11868306B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2024511751A5 (cg-RX-API-DMAC7.html) | ||
| JP7092801B2 (ja) | Gpuタスクスケジューリングの継続分析タスク | |
| Suzuki et al. | {GPUvm}: Why Not Virtualizing {GPUs} at the Hypervisor? | |
| US20220206869A1 (en) | Virtualizing resources of a memory-based execution device | |
| US12271749B2 (en) | Containerized workload scheduling | |
| JP7802819B2 (ja) | プロセッシングインメモリ同時処理システム及び方法 | |
| US8453161B2 (en) | Method and apparatus for efficient helper thread state initialization using inter-thread register copy | |
| JP6260303B2 (ja) | 演算処理装置及び演算処理装置の制御方法 | |
| TW201702866A (zh) | 用戶等級分叉及會合處理器、方法、系統及指令 | |
| EP3336696A1 (en) | Implementing device models for virtual machines with reconfigurable hardware | |
| WO2018098183A1 (en) | Dual mode local data store | |
| CN117501254A (zh) | 使用近存储器计算为复杂操作提供原子性 | |
| US8392640B2 (en) | Pre-memory resource contention resolution | |
| JP2024500779A (ja) | アドレスマッピング認識型タスク処理機構 | |
| CN107291666A (zh) | 一种数据处理方法及处理装置 | |
| CN114730273A (zh) | 虚拟化设备和方法 | |
| CN109408118B (zh) | Mhp异构多流水线处理器 | |
| CN109388429B (zh) | Mhp异构多流水线处理器的任务分发方法 | |
| US20110247018A1 (en) | API For Launching Work On a Processor | |
| JP5238876B2 (ja) | 情報処理装置及び情報処理方法 | |
| Ausavarungnirun | Techniques for shared resource management in systems with throughput processors | |
| Aumiller et al. | Supporting low-latency CPS using GPUs and direct I/O schemes | |
| US8732721B2 (en) | Method for reducing trap overhead when executing a guest in a virtual machine | |
| US12436808B2 (en) | CPU tight-coupled accelerator | |
| TWI249130B (en) | Semiconductor device |