JP7766597B2 - 通信装置及び通信システム - Google Patents

通信装置及び通信システム

Info

Publication number
JP7766597B2
JP7766597B2 JP2022531676A JP2022531676A JP7766597B2 JP 7766597 B2 JP7766597 B2 JP 7766597B2 JP 2022531676 A JP2022531676 A JP 2022531676A JP 2022531676 A JP2022531676 A JP 2022531676A JP 7766597 B2 JP7766597 B2 JP 7766597B2
Authority
JP
Japan
Prior art keywords
signal
master
slave
serdes
mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022531676A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021261223A1 (https=
Inventor
順也 山田
哲史 太田
俊久 百代
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Semiconductor Solutions Corp
Original Assignee
Sony Semiconductor Solutions Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Semiconductor Solutions Corp filed Critical Sony Semiconductor Solutions Corp
Publication of JPWO2021261223A1 publication Critical patent/JPWO2021261223A1/ja
Application granted granted Critical
Publication of JP7766597B2 publication Critical patent/JP7766597B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/12Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/1607Details of the supervisory signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/08Protocols for interworking; Protocol conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Security & Cryptography (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
JP2022531676A 2020-06-22 2021-06-04 通信装置及び通信システム Active JP7766597B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202063042229P 2020-06-22 2020-06-22
US63/042,229 2020-06-22
US17/241,614 US11831739B2 (en) 2020-06-22 2021-04-27 Communication apparatus and communication system
US17/241,614 2021-04-27
PCT/JP2021/021436 WO2021261223A1 (ja) 2020-06-22 2021-06-04 通信装置及び通信システム

Publications (2)

Publication Number Publication Date
JPWO2021261223A1 JPWO2021261223A1 (https=) 2021-12-30
JP7766597B2 true JP7766597B2 (ja) 2025-11-10

Family

ID=79022135

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022531676A Active JP7766597B2 (ja) 2020-06-22 2021-06-04 通信装置及び通信システム

Country Status (6)

Country Link
US (2) US11831739B2 (https=)
EP (2) EP4576745A3 (https=)
JP (1) JP7766597B2 (https=)
KR (1) KR102877232B1 (https=)
CN (1) CN115699641A (https=)
WO (1) WO2021261223A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4462706A4 (en) * 2022-01-06 2025-03-26 Sony Semiconductor Solutions Corporation COMMUNICATION DEVICE, COMMUNICATION SYSTEM, AND COMMUNICATION METHOD
US12314211B2 (en) 2022-05-24 2025-05-27 Sony Semiconductor Solutions Corporation Communication device and communication system
CN117290274A (zh) * 2023-09-06 2023-12-26 天津瑞发科半导体技术有限公司 一种基于i2c从设备的i2c接口系统及数据读写方法
WO2025128906A1 (en) * 2023-12-14 2025-06-19 AyDeeKay LLC dba Indie Semiconductor Universal data bus serializer

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010502046A (ja) 2006-08-18 2010-01-21 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 非結合接続
JP2011044100A (ja) 2009-08-24 2011-03-03 Sony Corp 信号処理装置、及び信号伝送方法
JP2015154260A (ja) 2014-02-14 2015-08-24 富士通株式会社 情報処理装置および情報処理装置の制御方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6212225B1 (en) * 1998-05-14 2001-04-03 Bradcom Corporation Startup protocol for high throughput communications systems
US6731832B2 (en) * 2001-02-28 2004-05-04 Lambda Opticalsystems Corporation Detection of module insertion/removal in a modular optical network, and methods and apparatus therefor
US20030091267A1 (en) * 2001-02-28 2003-05-15 Alvarez Mario F. Node management architecture with customized line card handlers for a modular optical network, and methods and apparatus therefor
US6973229B1 (en) * 2001-02-28 2005-12-06 Lambda Opticalsystems Corporation Node architecture for modularized and reconfigurable optical networks, and methods and apparatus therefor
US7042842B2 (en) * 2001-06-13 2006-05-09 Computer Network Technology Corporation Fiber channel switch
US20080072113A1 (en) * 2006-08-30 2008-03-20 Siukwin Tsang Method of locating packet for resend from retry buffer
US7792014B2 (en) * 2007-09-28 2010-09-07 Integrated Device Technology, Inc. Method of skipping nullified packets during mass replay from replay buffer
JPWO2011037245A1 (ja) * 2009-09-24 2013-02-21 日本電気株式会社 通信データ伝送装置、通信データ伝送システム、通信データ伝送方法、及び通信データ伝送プログラム
JP5535753B2 (ja) 2010-05-06 2014-07-02 株式会社日立国際電気 無線基地局装置
EP3412016B1 (en) * 2016-02-01 2020-01-22 Qualcomm Incorporated Scalable, high-efficiency, high-speed serialized interconnect
CN110430110B (zh) * 2019-08-12 2021-12-07 北京和利时系统工程有限公司 一种现场总线网关及其协议转换方法
JP7500902B2 (ja) * 2021-06-29 2024-06-18 オリンパスメディカルシステムズ株式会社 撮像ユニット、内視鏡、および、撮像ユニットの製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010502046A (ja) 2006-08-18 2010-01-21 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 非結合接続
JP2011044100A (ja) 2009-08-24 2011-03-03 Sony Corp 信号処理装置、及び信号伝送方法
JP2015154260A (ja) 2014-02-14 2015-08-24 富士通株式会社 情報処理装置および情報処理装置の制御方法

Also Published As

Publication number Publication date
US20240370400A1 (en) 2024-11-07
WO2021261223A1 (ja) 2021-12-30
US12425495B2 (en) 2025-09-23
US20210400123A1 (en) 2021-12-23
EP4576745A3 (en) 2025-08-27
US11831739B2 (en) 2023-11-28
KR102877232B1 (ko) 2025-10-28
EP4170987A1 (en) 2023-04-26
JPWO2021261223A1 (https=) 2021-12-30
EP4170987A4 (en) 2023-12-20
CN115699641A (zh) 2023-02-03
EP4576745A2 (en) 2025-06-25
KR20230025858A (ko) 2023-02-23
EP4170987B1 (en) 2025-02-19

Similar Documents

Publication Publication Date Title
JP7766597B2 (ja) 通信装置及び通信システム
JP7539969B2 (ja) 通信装置及び通信システム
US20260030195A1 (en) Communication device and communication system
US6977901B2 (en) Packet transmission/reception processor
CN100484056C (zh) 数据传输控制装置和电子设备
US12130768B2 (en) Communication device and communication system
JP4582180B2 (ja) データ伝送装置
KR100364756B1 (ko) 자동수신모드를 갖는 비동기화 데이터 수신장치
CN119316111A (zh) 一种spi全双工数据传输方法、系统、装置及存储介质
JP2004118704A (ja) インターフェイス装置およびインターフェイス装置の制御方法
JP2002366508A (ja) データ転送方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20240411

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20250523

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250709

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20251003

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20251028

R150 Certificate of patent or registration of utility model

Ref document number: 7766597

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150