JP7753975B2 - 信号伝送デバイス - Google Patents
信号伝送デバイスInfo
- Publication number
- JP7753975B2 JP7753975B2 JP2022078433A JP2022078433A JP7753975B2 JP 7753975 B2 JP7753975 B2 JP 7753975B2 JP 2022078433 A JP2022078433 A JP 2022078433A JP 2022078433 A JP2022078433 A JP 2022078433A JP 7753975 B2 JP7753975 B2 JP 7753975B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating film
- upper electrode
- signal transmission
- transmission device
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
- H10D1/692—Electrodes
- H10D1/711—Electrodes having non-planar surfaces, e.g. formed by texturisation
- H10D1/716—Electrodes having non-planar surfaces, e.g. formed by texturisation having vertical extensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/423—Shielding layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/495—Capacitive arrangements or effects of, or between wiring layers
- H10W20/496—Capacitor integral with wiring layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
- H10W74/131—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed
- H10W74/147—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being only partially enclosed the encapsulations being multilayered
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/981—Auxiliary members, e.g. spacers
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022078433A JP7753975B2 (ja) | 2022-05-11 | 2022-05-11 | 信号伝送デバイス |
| PCT/JP2023/016316 WO2023218947A1 (ja) | 2022-05-11 | 2023-04-25 | 信号伝送デバイス |
| US18/939,129 US20250062256A1 (en) | 2022-05-11 | 2024-11-06 | Signal transmission device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022078433A JP7753975B2 (ja) | 2022-05-11 | 2022-05-11 | 信号伝送デバイス |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2023167331A JP2023167331A (ja) | 2023-11-24 |
| JP2023167331A5 JP2023167331A5 (https=) | 2024-05-16 |
| JP7753975B2 true JP7753975B2 (ja) | 2025-10-15 |
Family
ID=88730334
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2022078433A Active JP7753975B2 (ja) | 2022-05-11 | 2022-05-11 | 信号伝送デバイス |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US20250062256A1 (https=) |
| JP (1) | JP7753975B2 (https=) |
| WO (1) | WO2023218947A1 (https=) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7725944B2 (ja) * | 2021-08-30 | 2025-08-20 | 株式会社デンソー | 信号伝送デバイス |
| JP2025012425A (ja) * | 2023-07-13 | 2025-01-24 | 株式会社デンソー | 信号伝送デバイス |
| JP2025012426A (ja) * | 2023-07-13 | 2025-01-24 | 株式会社デンソー | 信号伝送デバイス |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005311299A (ja) | 2004-03-26 | 2005-11-04 | Hitachi Ltd | 半導体装置及びその製造方法 |
| US20170098604A1 (en) | 2015-10-01 | 2017-04-06 | Avago Technologies General Ip (Singapore) Pte. Ltd | Isolation device |
| JP2017130671A (ja) | 2017-02-27 | 2017-07-27 | ローム株式会社 | チップ部品 |
| JP2020129657A (ja) | 2019-01-23 | 2020-08-27 | エックス−ファブ ドレスデン ゲゼルシャフト ミット ベシュレンクテル ハフツング ウント コンパニー コマンディット ゲゼルシャフト | 高電圧デバイス |
| JP2021509540A (ja) | 2017-12-29 | 2021-03-25 | 日本テキサス・インスツルメンツ合同会社 | 高電圧絶縁構造及び方法 |
-
2022
- 2022-05-11 JP JP2022078433A patent/JP7753975B2/ja active Active
-
2023
- 2023-04-25 WO PCT/JP2023/016316 patent/WO2023218947A1/ja not_active Ceased
-
2024
- 2024-11-06 US US18/939,129 patent/US20250062256A1/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005311299A (ja) | 2004-03-26 | 2005-11-04 | Hitachi Ltd | 半導体装置及びその製造方法 |
| US20170098604A1 (en) | 2015-10-01 | 2017-04-06 | Avago Technologies General Ip (Singapore) Pte. Ltd | Isolation device |
| JP2017130671A (ja) | 2017-02-27 | 2017-07-27 | ローム株式会社 | チップ部品 |
| JP2021509540A (ja) | 2017-12-29 | 2021-03-25 | 日本テキサス・インスツルメンツ合同会社 | 高電圧絶縁構造及び方法 |
| JP2020129657A (ja) | 2019-01-23 | 2020-08-27 | エックス−ファブ ドレスデン ゲゼルシャフト ミット ベシュレンクテル ハフツング ウント コンパニー コマンディット ゲゼルシャフト | 高電圧デバイス |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2023218947A1 (ja) | 2023-11-16 |
| JP2023167331A (ja) | 2023-11-24 |
| US20250062256A1 (en) | 2025-02-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12387868B2 (en) | Semiconductor device and semiconductor module | |
| JP7753975B2 (ja) | 信号伝送デバイス | |
| US10115684B2 (en) | Semiconductor device | |
| US10930619B2 (en) | Multi-wafer bonding structure and bonding method | |
| WO2010109746A1 (ja) | 半導体装置及びその製造方法 | |
| JP2012069585A (ja) | 半導体装置およびその製造方法 | |
| JP2003282573A (ja) | 半導体装置のボンディングパッド構造とその製造法 | |
| JP2023519299A (ja) | 電気的過剰ストレス完全性を備える高電圧絶縁障壁 | |
| JP7824273B2 (ja) | 絶縁モジュールおよびゲートドライバ | |
| WO2019074130A1 (ja) | 電子部品および電子部品モジュール | |
| KR20020053695A (ko) | 반도체 장치 | |
| CN103730459A (zh) | 高压集成电容器及其制造方法 | |
| US6576970B2 (en) | Bonding pad structure of semiconductor device and method for fabricating the same | |
| JP6764252B2 (ja) | 電子部品およびその製造方法 | |
| US20240128309A1 (en) | Signal transmission device | |
| TW202322341A (zh) | 具有增強底板的整合隔離電容器 | |
| US20250300119A1 (en) | Semiconductor device, method for designing the same, and method for manufacturing the same | |
| KR100685877B1 (ko) | 반도체 소자 및 그 제조방법 | |
| CN111211106B (zh) | 配线层结构及其制备方法、焊盘结构 | |
| WO2024171760A1 (ja) | 絶縁チップおよび絶縁チップの製造方法 | |
| JP2023033946A (ja) | 信号伝送デバイス | |
| JP2025167400A (ja) | 半導体装置 | |
| CN121969159A (zh) | 硅衬底上方的蛇形高电压电阻器 | |
| CN118782577A (zh) | 半导体结构及其制备方法、半导体封装结构 | |
| JP2013055189A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240508 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20240626 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20250527 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20250710 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20250902 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20250915 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7753975 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |