JP7695392B2 - ハイブリッドライブラリラッチアレイ - Google Patents

ハイブリッドライブラリラッチアレイ Download PDF

Info

Publication number
JP7695392B2
JP7695392B2 JP2023565476A JP2023565476A JP7695392B2 JP 7695392 B2 JP7695392 B2 JP 7695392B2 JP 2023565476 A JP2023565476 A JP 2023565476A JP 2023565476 A JP2023565476 A JP 2023565476A JP 7695392 B2 JP7695392 B2 JP 7695392B2
Authority
JP
Japan
Prior art keywords
multiplexer
sram
performance level
bit cells
cells
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023565476A
Other languages
English (en)
Japanese (ja)
Other versions
JP2024517141A (ja
JP2024517141A5 (https=
Inventor
ジェイ． ウー ジョン
ジェイ． シュレイバー ラッセル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2024517141A publication Critical patent/JP2024517141A/ja
Publication of JP2024517141A5 publication Critical patent/JP2024517141A5/ja
Application granted granted Critical
Publication of JP7695392B2 publication Critical patent/JP7695392B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1009—Data masking during input/output
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069—I/O lines read out arrangements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
JP2023565476A 2021-05-06 2022-05-05 ハイブリッドライブラリラッチアレイ Active JP7695392B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US202163185207P 2021-05-06 2021-05-06
US63/185,207 2021-05-06
US17/359,253 2021-06-25
US17/359,253 US11527270B2 (en) 2021-05-06 2021-06-25 Hybrid library latch array
PCT/US2022/027791 WO2022235879A1 (en) 2021-05-06 2022-05-05 Hybrid library latch array

Publications (3)

Publication Number Publication Date
JP2024517141A JP2024517141A (ja) 2024-04-19
JP2024517141A5 JP2024517141A5 (https=) 2025-04-15
JP7695392B2 true JP7695392B2 (ja) 2025-06-18

Family

ID=83932929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023565476A Active JP7695392B2 (ja) 2021-05-06 2022-05-05 ハイブリッドライブラリラッチアレイ

Country Status (5)

Country Link
US (1) US11527270B2 (https=)
EP (1) EP4334938B1 (https=)
JP (1) JP7695392B2 (https=)
KR (1) KR20240004963A (https=)
WO (1) WO2022235879A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118866031B (zh) * 2023-04-13 2025-09-26 长鑫存储技术有限公司 数据生成电路、存储器及数据生成电路的确定方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013206512A (ja) 2012-03-29 2013-10-07 Kyushu Institute Of Technology 半導体記憶装置
US20140119103A1 (en) 2012-10-31 2014-05-01 Marvell World Trade Ltd. SRAM Cells Suitable for Fin Field-Effect Transistor (FinFET) Process
JP2016531433A (ja) 2013-07-29 2016-10-06 ザイリンクス インコーポレイテッドＸｉｌｉｎｘ Ｉｎｃｏｒｐｏｒａｔｅｄ デュアルポートメモリセル
CN108511014A (zh) 2018-02-07 2018-09-07 宁波大学 一种基于FinFET的存储单元
US20190385672A1 (en) 2018-06-18 2019-12-19 Taiwan Semiconductor Manufacturing Company, Ltd. Low voltage memory device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10340584A (ja) * 1997-06-09 1998-12-22 Nec Corp 半導体記憶装置
JP5057739B2 (ja) * 2006-10-03 2012-10-24 株式会社東芝 半導体記憶装置
WO2008131058A2 (en) 2007-04-17 2008-10-30 Rambus Inc. Hybrid volatile and non-volatile memory device
US8874831B2 (en) 2007-06-01 2014-10-28 Netlist, Inc. Flash-DRAM hybrid memory module
US7928761B2 (en) * 2007-09-06 2011-04-19 Tabula, Inc. Configuration context switcher with a latch
US7835175B2 (en) * 2008-10-13 2010-11-16 Mediatek Inc. Static random access memories and access methods thereof
JP2010170595A (ja) * 2009-01-20 2010-08-05 Panasonic Corp 半導体記憶装置
KR20130033230A (ko) 2011-09-26 2013-04-03 삼성전자주식회사 하이브리드 메모리 장치, 이를 포함하는 시스템, 및 하이브리드 메모리장치의 데이터 기입 및 독출 방법
US8693235B2 (en) 2011-12-06 2014-04-08 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for finFET SRAM arrays in integrated circuits
US9921980B2 (en) 2013-08-12 2018-03-20 Micron Technology, Inc. Apparatuses and methods for configuring I/Os of memory for hybrid memory modules
US9711194B2 (en) 2015-01-28 2017-07-18 Xilinx, Inc. Circuits for and methods of controlling the operation of a hybrid memory system
US10878893B1 (en) * 2019-06-04 2020-12-29 Arm Limited Control architecture for column decoder circuitry

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013206512A (ja) 2012-03-29 2013-10-07 Kyushu Institute Of Technology 半導体記憶装置
US20140119103A1 (en) 2012-10-31 2014-05-01 Marvell World Trade Ltd. SRAM Cells Suitable for Fin Field-Effect Transistor (FinFET) Process
JP2016531433A (ja) 2013-07-29 2016-10-06 ザイリンクス インコーポレイテッドＸｉｌｉｎｘ Ｉｎｃｏｒｐｏｒａｔｅｄ デュアルポートメモリセル
CN108511014A (zh) 2018-02-07 2018-09-07 宁波大学 一种基于FinFET的存储单元
US20190385672A1 (en) 2018-06-18 2019-12-19 Taiwan Semiconductor Manufacturing Company, Ltd. Low voltage memory device

Also Published As

Publication number Publication date
EP4334938A1 (en) 2024-03-13
US20220366945A1 (en) 2022-11-17
EP4334938B1 (en) 2026-02-18
JP2024517141A (ja) 2024-04-19
KR20240004963A (ko) 2024-01-11
EP4334938A4 (en) 2025-01-08
US11527270B2 (en) 2022-12-13
WO2022235879A1 (en) 2022-11-10

Similar Documents

Publication Publication Date Title
US7746709B2 (en) Memory circuit with decoupled read and write bit lines and improved write stability
US7492628B2 (en) Computer-readable medium encoding a memory using a back-gate controlled asymmetrical memory cell
EP2550659B1 (en) Low-power 5t sram with improved stability and reduced bitcell size
US20110103137A1 (en) Source controlled sram
US12334145B2 (en) Bitcell supporting bit-write-mask function
US7733689B2 (en) Methods of operating and designing memory circuits having single-ended memory cells with improved read stability
JP7695392B2 (ja) ハイブリッドライブラリラッチアレイ
WO2000074066A1 (en) Self-restoring single event upset (seu) hardened multiport memory cell
JP7695393B2 (ja) 書き込みマスクされたラッチビットセル
CN117242522B (zh) 混合库锁存器阵列
US8102727B2 (en) Semiconductor memory device
Kirichenko et al. Power Efficient 14-port Register File and Translation Lookaside Buffer Design for 28-nm Process

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250404

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20250404

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20250404

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20250513

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250606

R150 Certificate of patent or registration of utility model

Ref document number: 7695392

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150