JP7461945B2 - 部分行列の順序付けを伴う行列乗算器 - Google Patents

部分行列の順序付けを伴う行列乗算器 Download PDF

Info

Publication number
JP7461945B2
JP7461945B2 JP2021523783A JP2021523783A JP7461945B2 JP 7461945 B2 JP7461945 B2 JP 7461945B2 JP 2021523783 A JP2021523783 A JP 2021523783A JP 2021523783 A JP2021523783 A JP 2021523783A JP 7461945 B2 JP7461945 B2 JP 7461945B2
Authority
JP
Japan
Prior art keywords
matrix
submatrix
sub
input register
multiplication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021523783A
Other languages
English (en)
Japanese (ja)
Other versions
JP2022506418A5 (https=
JPWO2020091848A5 (https=
JP2022506418A (ja
Inventor
ヴィー． カザコフ マキシム
マオ ジャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2022506418A publication Critical patent/JP2022506418A/ja
Publication of JP2022506418A5 publication Critical patent/JP2022506418A5/ja
Publication of JPWO2020091848A5 publication Critical patent/JPWO2020091848A5/ja
Priority to JP2023065959A priority Critical patent/JP2023089161A/ja
Application granted granted Critical
Publication of JP7461945B2 publication Critical patent/JP7461945B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Data Mining & Analysis (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP2021523783A 2018-10-31 2019-06-18 部分行列の順序付けを伴う行列乗算器 Active JP7461945B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2023065959A JP2023089161A (ja) 2018-10-31 2023-04-13 部分行列の順序付けを伴う行列乗算器

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US16/176,449 2018-10-31
US16/176,449 US11093580B2 (en) 2018-10-31 2018-10-31 Matrix multiplier with submatrix sequencing
PCT/US2019/037656 WO2020091848A1 (en) 2018-10-31 2019-06-18 Matrix multiplier with submatrix sequencing

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2023065959A Division JP2023089161A (ja) 2018-10-31 2023-04-13 部分行列の順序付けを伴う行列乗算器

Publications (4)

Publication Number Publication Date
JP2022506418A JP2022506418A (ja) 2022-01-17
JP2022506418A5 JP2022506418A5 (https=) 2022-06-22
JPWO2020091848A5 JPWO2020091848A5 (https=) 2022-06-22
JP7461945B2 true JP7461945B2 (ja) 2024-04-04

Family

ID=70327188

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2021523783A Active JP7461945B2 (ja) 2018-10-31 2019-06-18 部分行列の順序付けを伴う行列乗算器
JP2023065959A Withdrawn JP2023089161A (ja) 2018-10-31 2023-04-13 部分行列の順序付けを伴う行列乗算器

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2023065959A Withdrawn JP2023089161A (ja) 2018-10-31 2023-04-13 部分行列の順序付けを伴う行列乗算器

Country Status (6)

Country Link
US (1) US11093580B2 (https=)
EP (1) EP3891626A4 (https=)
JP (2) JP7461945B2 (https=)
KR (1) KR102586989B1 (https=)
CN (1) CN113168430A (https=)
WO (1) WO2020091848A1 (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109871236B (zh) * 2017-12-01 2025-05-06 超威半导体公司 具有低功率并行矩阵乘法流水线的流处理器
US20210303987A1 (en) * 2020-03-26 2021-09-30 Advanced Micro Devices, Inc. Power reduction for machine learning accelerator background
US11720328B2 (en) 2020-06-26 2023-08-08 Advanced Micro Devices, Inc. Processing unit with small footprint arithmetic logic unit
CN112429475B (zh) * 2020-09-29 2023-06-30 贵州大学 一种胶囊排序送料装置
CN112433760B (zh) * 2020-11-27 2022-09-23 海光信息技术股份有限公司 数据排序方法和数据排序电路
CN112632464B (zh) * 2020-12-28 2022-11-29 上海壁仞智能科技有限公司 用于处理数据的处理装置
US11556337B2 (en) 2021-04-12 2023-01-17 Analog Devices International Unlimited Company Parallel matrix multiplication technique optimized for memory fetches
CN117407640A (zh) * 2022-07-15 2024-01-16 华为技术有限公司 一种矩阵计算方法及装置
KR102640249B1 (ko) * 2023-06-12 2024-02-27 주식회사 하이퍼엑셀 대규모 언어 모델을 위해 멀티-디바이스에 기반한 추론을 수행하는 방법 및 시스템
CN119883379B (zh) * 2024-12-24 2025-11-18 深圳市鸿合创新信息技术有限责任公司 数据排序方法、装置、电子设备和存储介质

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050193050A1 (en) 2001-03-21 2005-09-01 Apple Computer Inc. Matrix multiplication in a vector processing system
US20170060811A1 (en) 2015-04-28 2017-03-02 Intel Corporation Matrix operands for linear algebra operations

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH594477A5 (https=) * 1976-08-20 1978-01-13 Agie Ag Ind Elektronik
JPH05324700A (ja) * 1992-05-19 1993-12-07 N T T Data Tsushin Kk 行列乗算装置
JP3935678B2 (ja) * 2001-01-31 2007-06-27 富士通株式会社 Ｓｉｍｄ積和演算方法、積和演算回路、および、半導体集積回路装置
US20040122887A1 (en) * 2002-12-20 2004-06-24 Macy William W. Efficient multiplication of small matrices using SIMD registers
US20050240646A1 (en) * 2004-04-23 2005-10-27 The Research Foundation Of State University Of New York Reconfigurable matrix multiplier architecture and extended borrow parallel counter and small-multiplier circuits
US8051124B2 (en) * 2007-07-19 2011-11-01 Itt Manufacturing Enterprises, Inc. High speed and efficient matrix multiplication hardware module
US9354944B2 (en) * 2009-07-27 2016-05-31 Advanced Micro Devices, Inc. Mapping processing logic having data-parallel threads across processors
US8577951B1 (en) * 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8862653B2 (en) * 2011-04-26 2014-10-14 University Of South Carolina System and method for sparse matrix vector multiplication processing
CN108491359B (zh) 2016-04-22 2019-12-24 北京中科寒武纪科技有限公司 子矩阵运算装置及方法
US10032247B2 (en) 2016-06-22 2018-07-24 Palo Alto Research Center Incorporated System and method for speeding up general matrix-vector multiplication on GPU
US10067910B2 (en) 2016-07-01 2018-09-04 Palo Alto Research Center Incorporated System and method for GPU maximum register count optimization applied to general matrix-matrix multiplication
US10929944B2 (en) * 2016-11-23 2021-02-23 Advanced Micro Devices, Inc. Low power and low latency GPU coprocessor for persistent computing
US10817587B2 (en) 2017-02-28 2020-10-27 Texas Instruments Incorporated Reconfigurable matrix multiplier system and method
JP6912703B2 (ja) * 2017-02-24 2021-08-04 富士通株式会社 演算方法、演算装置、演算プログラム及び演算システム
US10521225B2 (en) * 2017-06-29 2019-12-31 Oracle International Corporation Matrix multiplication at memory bandwidth
CN107622037A (zh) 2017-09-27 2018-01-23 郑州云海信息技术有限公司 一种提高图形处理单元的矩阵乘计算性能的方法和装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050193050A1 (en) 2001-03-21 2005-09-01 Apple Computer Inc. Matrix multiplication in a vector processing system
US20170060811A1 (en) 2015-04-28 2017-03-02 Intel Corporation Matrix operands for linear algebra operations

Also Published As

Publication number Publication date
JP2023089161A (ja) 2023-06-27
KR102586989B1 (ko) 2023-10-10
EP3891626A4 (en) 2022-08-10
US20200133991A1 (en) 2020-04-30
WO2020091848A1 (en) 2020-05-07
JP2022506418A (ja) 2022-01-17
KR20210071073A (ko) 2021-06-15
EP3891626A1 (en) 2021-10-13
US11093580B2 (en) 2021-08-17
CN113168430A (zh) 2021-07-23

Similar Documents

Publication Publication Date Title
JP7461945B2 (ja) 部分行列の順序付けを伴う行列乗算器
US12554467B2 (en) Accelerated mathematical engine
US9104633B2 (en) Hardware for performing arithmetic operations
US10810484B2 (en) Hardware accelerator for compressed GRU on FPGA
US10409604B2 (en) Apparatus and method for performing multiply-and-accumulate-products operations
JP6744913B2 (ja) 浮動小数点数の丸め処理
US11573765B2 (en) Fused convolution and batch normalization for neural networks
US20180107630A1 (en) Processor and method for executing matrix multiplication operation on processor
CN103440121B (zh) 一种面向向量处理器的三角矩阵乘法向量化方法
JPH10187438A (ja) 乗算器の入力に対する遷移を減少させる方法
JP2014219994A (ja) 算術プロセッサ
JP7377869B2 (ja) グラフィックスプロセッシングユニットでのパイプライン化された行列乗算
JP6079433B2 (ja) 移動平均処理プログラム、及びプロセッサ
CN112446007B (zh) 一种矩阵运算方法、运算装置以及处理器
CN112507284A (zh) 稀疏矩阵乘法在可重构处理器阵列上的实现方法及装置
US20140164457A1 (en) Extensible iterative multiplier
JP7646639B2 (ja) 柔軟な精度演算を用いた行列乗算器
US20080104164A1 (en) Reconfigurable SIMD vector processing system
CN115408061B (zh) 复数矩阵运算的硬件加速方法、装置、芯片及存储介质
CN119337040A (zh) 计算装置、方法、设备、芯片及系统
EP1936492A1 (en) SIMD processor with reduction unit
CN117077734B (zh) 卷积输入变换方法、硬件加速器和加速器结构确定方法
JP3336986B2 (ja) 信号処理プロセッサ及びそれに用いる丸め機能付き積和演算器
WO2008077803A1 (en) Simd processor with reduction unit
Vollala et al. High Radix Montgomery Multiplication

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210701

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220614

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220614

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20220614

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220802

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20221101

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20221213

C60 Trial request (containing other claim documents, opposition documents)

Free format text: JAPANESE INTERMEDIATE CODE: C60

Effective date: 20230413

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20231122

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20231222

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240111

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240325

R150 Certificate of patent or registration of utility model

Ref document number: 7461945

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150