JP7364026B2 - 情報処理回路 - Google Patents

情報処理回路 Download PDF

Info

Publication number
JP7364026B2
JP7364026B2 JP2022500169A JP2022500169A JP7364026B2 JP 7364026 B2 JP7364026 B2 JP 7364026B2 JP 2022500169 A JP2022500169 A JP 2022500169A JP 2022500169 A JP2022500169 A JP 2022500169A JP 7364026 B2 JP7364026 B2 JP 7364026B2
Authority
JP
Japan
Prior art keywords
information processing
processing circuit
circuit
fusion
calculation result
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022500169A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2021161496A5 (https=
JPWO2021161496A1 (https=
Inventor
勝彦 高橋
崇 竹中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of JPWO2021161496A1 publication Critical patent/JPWO2021161496A1/ja
Publication of JPWO2021161496A5 publication Critical patent/JPWO2021161496A5/ja
Application granted granted Critical
Publication of JP7364026B2 publication Critical patent/JP7364026B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/045—Combinations of networks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/04—Architecture, e.g. interconnection topology
    • G06N3/0464—Convolutional networks [CNN, ConvNet]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Biophysics (AREA)
  • Biomedical Technology (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Computational Linguistics (AREA)
  • Data Mining & Analysis (AREA)
  • Molecular Biology (AREA)
  • Artificial Intelligence (AREA)
  • Mathematical Physics (AREA)
  • General Health & Medical Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Neurology (AREA)
  • Image Analysis (AREA)
JP2022500169A 2020-02-14 2020-02-14 情報処理回路 Active JP7364026B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2020/005733 WO2021161496A1 (ja) 2020-02-14 2020-02-14 情報処理回路

Publications (3)

Publication Number Publication Date
JPWO2021161496A1 JPWO2021161496A1 (https=) 2021-08-19
JPWO2021161496A5 JPWO2021161496A5 (https=) 2022-09-20
JP7364026B2 true JP7364026B2 (ja) 2023-10-18

Family

ID=77292818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022500169A Active JP7364026B2 (ja) 2020-02-14 2020-02-14 情報処理回路

Country Status (3)

Country Link
US (1) US20230075457A1 (https=)
JP (1) JP7364026B2 (https=)
WO (1) WO2021161496A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7456501B2 (ja) * 2020-05-26 2024-03-27 日本電気株式会社 情報処理回路および情報処理回路の設計方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019091440A (ja) 2017-11-15 2019-06-13 パロ アルト リサーチ センター インコーポレイテッド 敵対的ネットワークを使用した準教師あり条件付き生成モデリングのためのシステム及び方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6658033B2 (ja) * 2016-02-05 2020-03-04 富士通株式会社 演算処理回路、および情報処理装置
US11681923B2 (en) * 2019-04-19 2023-06-20 Samsung Electronics Co., Ltd. Multi-model structures for classification and intent determination
US11568238B2 (en) * 2019-06-28 2023-01-31 Amazon Technologies, Inc. Dynamic processing element array expansion

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019091440A (ja) 2017-11-15 2019-06-13 パロ アルト リサーチ センター インコーポレイテッド 敵対的ネットワークを使用した準教師あり条件付き生成モデリングのためのシステム及び方法

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ALHAMALI, Abdulrahman et al.，FPGA-Accelerated Hadoop Cluster for Deep Learning Computations，2015 IEEE International Conference on Data Mining Workshop，米国，IEEE [online]，2016年02月04日，pp.565-574，Retrieved from the Internet: <URL: http://ieeexplore.ieee.org/abstract/document/7395718>

Also Published As

Publication number Publication date
WO2021161496A1 (ja) 2021-08-19
JPWO2021161496A1 (https=) 2021-08-19
US20230075457A1 (en) 2023-03-09

Similar Documents

Publication Publication Date Title
Salamat et al. Rnsnet: In-memory neural network acceleration using residue number system
JP7174243B2 (ja) 情報処理装置、ニューラルネットワークプログラム、ニューラルネットワークの処理方法
JP6823495B2 (ja) 情報処理装置および画像認識装置
Lou et al. Dynamic-ofa: Runtime dnn architecture switching for performance scaling on heterogeneous embedded platforms
US12080086B2 (en) Sparse-aware convolution and techniques for acceleration thereof
CA2957695A1 (en) System and method for building artificial neural network architectures
KR20220020816A (ko) 심층 신경망들에서의 깊이-우선 컨볼루션
US20250181921A1 (en) Training a neural network
KR102869716B1 (ko) 기계 학습 가속을 위한 전력 감소
US20220253709A1 (en) Compressing a Set of Coefficients for Subsequent Use in a Neural Network
CN115311536B (zh) 图像处理中稀疏卷积处理方法及装置
JP7364026B2 (ja) 情報処理回路
US20240143886A1 (en) Method of correcting layout for semiconductor process using machine learning, method of manufacturing semiconductor device using the same, and layout correction system performing the same
US20240028665A1 (en) Apparatus and method for computing a matrix vector product of a certain matrix and a vector
CN117313809A (zh) 用于在神经网络加速器上执行神经网络的方法和系统
CN116051861A (zh) 一种基于重参数化的无锚框目标检测方法
US12020141B2 (en) Deep learning apparatus for ANN having pipeline architecture
US12353983B2 (en) Inference device and method for reducing the memory usage in a weight matrix
Aboumrad et al. Accelerating large-scale linear algebra using variational quantum imaginary time evolution
US20240354548A1 (en) Energy-Efficient Recurrent Neural Network Accelerator
JP7310910B2 (ja) 情報処理回路および情報処理回路の設計方法
JP7532934B2 (ja) 機器、方法及びプログラム
Mohtavipour et al. A large-scale application mapping in reconfigurable hardware using deep graph convolutional network
JP7456501B2 (ja) 情報処理回路および情報処理回路の設計方法
CN118318237A (zh) 乘积累加单元中的模空间处理

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220728

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220728

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230704

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230823

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230905

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230918

R151 Written notification of patent or utility model registration

Ref document number: 7364026

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151