JP7313381B2 - ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング - Google Patents

ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング Download PDF

Info

Publication number
JP7313381B2
JP7313381B2 JP2020565488A JP2020565488A JP7313381B2 JP 7313381 B2 JP7313381 B2 JP 7313381B2 JP 2020565488 A JP2020565488 A JP 2020565488A JP 2020565488 A JP2020565488 A JP 2020565488A JP 7313381 B2 JP7313381 B2 JP 7313381B2
Authority
JP
Japan
Prior art keywords
command
controller
commands
host processor
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2020565488A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021525420A (ja
JPWO2019226355A5 (https=
JP2021525420A5 (https=
Inventor
ソーレン ティー． ソー，
イドリス アイ． タルワラ，
ウマン パレク，
ソナル サンタン，
ヘム シー． ニーマ，
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of JP2021525420A publication Critical patent/JP2021525420A/ja
Publication of JPWO2019226355A5 publication Critical patent/JPWO2019226355A5/ja
Publication of JP2021525420A5 publication Critical patent/JP2021525420A5/ja
Application granted granted Critical
Publication of JP7313381B2 publication Critical patent/JP7313381B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3856—Reordering of instructions, e.g. using queues or age tags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/509—Offload

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2020565488A 2018-05-24 2019-05-09 ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング Active JP7313381B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/988,900 US10877766B2 (en) 2018-05-24 2018-05-24 Embedded scheduling of hardware resources for hardware acceleration
US15/988,900 2018-05-24
PCT/US2019/031443 WO2019226355A1 (en) 2018-05-24 2019-05-09 Embedded scheduling of hardware resources for hardware acceleration

Publications (4)

Publication Number Publication Date
JP2021525420A JP2021525420A (ja) 2021-09-24
JPWO2019226355A5 JPWO2019226355A5 (https=) 2022-05-17
JP2021525420A5 JP2021525420A5 (https=) 2022-05-17
JP7313381B2 true JP7313381B2 (ja) 2023-07-24

Family

ID=66641498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020565488A Active JP7313381B2 (ja) 2018-05-24 2019-05-09 ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング

Country Status (6)

Country Link
US (1) US10877766B2 (https=)
EP (1) EP3803588A1 (https=)
JP (1) JP7313381B2 (https=)
KR (1) KR102668599B1 (https=)
CN (1) CN112204524B (https=)
WO (1) WO2019226355A1 (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10761992B2 (en) * 2018-10-31 2020-09-01 Advanced Micro Devices, Inc. Shared loads at compute units of a processor
US10705993B2 (en) 2018-11-19 2020-07-07 Xilinx, Inc. Programming and controlling compute units in an integrated circuit
KR102737418B1 (ko) * 2018-12-13 2024-12-04 에스케이하이닉스 주식회사 데이터 처리 시스템 및 그것의 동작방법
US11294992B2 (en) * 2019-03-12 2022-04-05 Xilinx, Inc. Locking execution of cores to licensed programmable devices in a data center
US11443018B2 (en) * 2019-03-12 2022-09-13 Xilinx, Inc. Locking execution of cores to licensed programmable devices in a data center
US11500901B2 (en) 2019-06-28 2022-11-15 Nxp B.V. Apparatuses and methods involving synchronization using data in the data/address field of a communications protocol
US10996950B2 (en) * 2019-06-28 2021-05-04 Nxp B.V. Apparatuses and methods involving selective disablement of side effects caused by accessing register sets
US11010323B2 (en) 2019-06-28 2021-05-18 Nxp B.V. Apparatuses and methods involving disabling address pointers
US10985759B2 (en) 2019-06-28 2021-04-20 Nxp B.V. Apparatuses and methods involving a segmented source-series terminated line driver
US10999097B2 (en) 2019-06-28 2021-05-04 Nxp B.V. Apparatuses and methods involving first type of transaction registers mapped to second type of transaction addresses
KR102787374B1 (ko) 2019-12-20 2025-03-27 삼성전자주식회사 가속기, 가속기의 동작 방법 및 가속기를 포함한 디바이스
US11175957B1 (en) * 2020-09-22 2021-11-16 International Business Machines Corporation Hardware accelerator for executing a computation task
CN112783506B (zh) * 2021-01-29 2022-09-30 展讯通信（上海）有限公司 一种模型运行方法及相关装置
US11561733B2 (en) * 2021-02-05 2023-01-24 Micron Technology, Inc. Interrupt mode or polling mode for memory devices
CN113032010B (zh) * 2021-03-12 2022-09-20 歌尔科技有限公司 命令的传输控制方法、终端及计算机可读存储介质
CN114548389B (zh) * 2022-01-27 2025-10-10 苏州登临科技有限公司 异构计算中计算单元的管理方法及相应处理器
US11861010B2 (en) 2022-02-14 2024-01-02 Xilinx, Inc. Extensible device hosted root of trust architecture for integrated circuits
CN114637536B (zh) * 2022-03-25 2025-11-07 苏州登临科技有限公司 任务处理方法、计算协处理器、芯片及计算机设备
CN115168081B (zh) * 2022-09-08 2022-11-15 井芯微电子技术(天津)有限公司 转换电路和报文转换方法
CN115292053B (zh) * 2022-09-30 2023-01-06 苏州速显微电子科技有限公司 移动端cnn的cpu、gpu、npu统一调度方法

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130031553A1 (en) 2011-07-29 2013-01-31 International Business Machines Corporation Hardware acceleration
US20130117533A1 (en) 2010-04-27 2013-05-09 Jan Hayek Coprocessor having task sequence control
US20140344815A1 (en) 2012-03-30 2014-11-20 Boris Ginzburg Context switching mechanism for a processing core having a general purpose cpu core and a tightly coupled accelerator
US20160098365A1 (en) 2014-10-05 2016-04-07 Amazon Technologies, Inc. Emulated endpoint configuration
US20160335215A1 (en) 2011-03-31 2016-11-17 International Business Machines Corporation Accelerator engine commands submission over an interconnect link

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4245306A (en) 1978-12-21 1981-01-13 Burroughs Corporation Selection of addressed processor in a multi-processor network
US6360243B1 (en) * 1998-03-10 2002-03-19 Motorola, Inc. Method, device and article of manufacture for implementing a real-time task scheduling accelerator
US6243736B1 (en) * 1998-12-17 2001-06-05 Agere Systems Guardian Corp. Context controller having status-based background functional task resource allocation capability and processor employing the same
US8913667B2 (en) * 1999-11-09 2014-12-16 Broadcom Corporation Video decoding system having a programmable variable-length decoder
US20100146256A1 (en) 2000-01-06 2010-06-10 Super Talent Electronics Inc. Mixed-Mode ROM/RAM Booting Using an Integrated Flash Controller with NAND-Flash, RAM, and SD Interfaces
CA2402018A1 (en) 2000-03-03 2001-09-13 Tenor Networks, Inc. High-speed data processing using internal processor memory space
US6477598B1 (en) 2000-07-20 2002-11-05 Lsi Logic Corporation Memory controller arbitrating RAS, CAS and bank precharge signals
US6829697B1 (en) * 2000-09-06 2004-12-07 International Business Machines Corporation Multiple logical interfaces to a shared coprocessor resource
US7346898B2 (en) * 2002-01-29 2008-03-18 Texas Instruments Incorporated Method for scheduling processors and coprocessors with bit-masking
WO2004051450A2 (en) * 2002-12-04 2004-06-17 Koninklijke Philips Electronics N.V. Software-based control of microprocessor power dissipation
WO2006031157A1 (en) 2004-09-16 2006-03-23 Telefonaktiebolaget Lm Ericsson (Publ) Routing based on transmission utilization
US7743176B1 (en) * 2005-03-10 2010-06-22 Xilinx, Inc. Method and apparatus for communication between a processor and hardware blocks in a programmable logic device
US7669037B1 (en) * 2005-03-10 2010-02-23 Xilinx, Inc. Method and apparatus for communication between a processor and hardware blocks in a programmable logic device
US7428603B2 (en) 2005-06-30 2008-09-23 Sigmatel, Inc. System and method for communicating with memory devices via plurality of state machines and a DMA controller
JP4936517B2 (ja) * 2006-06-06 2012-05-23 学校法人早稲田大学 ヘテロジニアス・マルチプロセッサシステムの制御方法及びマルチグレイン並列化コンパイラ
US7934113B2 (en) 2007-05-21 2011-04-26 Texas Instruments Incorporated Self-clearing asynchronous interrupt edge detect latching register
US8250578B2 (en) * 2008-02-22 2012-08-21 International Business Machines Corporation Pipelining hardware accelerators to computer systems
US7673087B1 (en) * 2008-03-27 2010-03-02 Xilinx, Inc. Arbitration for an embedded processor block core in an integrated circuit
US7737725B1 (en) * 2008-04-04 2010-06-15 Xilinx, Inc. Device control register for a processor block
US9547535B1 (en) 2009-04-30 2017-01-17 Nvidia Corporation Method and system for providing shared memory access to graphics processing unit processes
JP5521403B2 (ja) 2009-06-23 2014-06-11 ソニー株式会社 情報処理装置とリソース管理方法およびプログラム
US8056080B2 (en) * 2009-08-31 2011-11-08 International Business Machines Corporation Multi-core/thread work-group computation scheduler
US8423799B2 (en) * 2009-11-30 2013-04-16 International Business Machines Corporation Managing accelerators of a computing environment
US8914805B2 (en) * 2010-08-31 2014-12-16 International Business Machines Corporation Rescheduling workload in a hybrid computing environment
US9378182B2 (en) * 2012-09-28 2016-06-28 Intel Corporation Vector move instruction controlled by read and write masks
US9582321B2 (en) * 2013-11-08 2017-02-28 Swarm64 As System and method of data processing
US10031773B2 (en) 2014-02-20 2018-07-24 Nxp Usa, Inc. Method to communicate task context information and device therefor
GB2525002B (en) * 2014-04-09 2021-06-09 Advanced Risc Mach Ltd Data processing systems
US9785473B2 (en) * 2014-07-14 2017-10-10 Nxp Usa, Inc. Configurable per-task state counters for processing cores in multi-tasking processing systems
US9022291B1 (en) 2014-07-24 2015-05-05 Apple Inc. Invisible optical label for transmitting information between computing devices
US9665509B2 (en) * 2014-08-20 2017-05-30 Xilinx, Inc. Mechanism for inter-processor interrupts in a heterogeneous multiprocessor system
US9846660B2 (en) * 2014-11-12 2017-12-19 Xilinx, Inc. Heterogeneous multiprocessor platform targeting programmable integrated circuits
EP3218827B1 (en) * 2014-11-12 2020-05-27 Xilinx, Inc. Heterogeneous multiprocessor program compilation targeting programmable integrated circuits
JP6897574B2 (ja) * 2016-01-29 2021-06-30 日本電気株式会社 アクセラレータ制御装置、アクセラレータ制御方法およびプログラム
CN108713190B (zh) * 2016-03-31 2024-03-01 英特尔公司 用于加速安全存储能力的技术
GB2549722B (en) * 2016-04-25 2018-09-26 Imagination Tech Ltd Communications interface circuit architecture
EP4089531B1 (en) * 2016-12-31 2024-06-26 Intel Corporation Systems, methods, and apparatuses for heterogeneous computing
US10235736B2 (en) 2017-04-21 2019-03-19 Intel Corporation Intelligent graphics dispatching mechanism

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130117533A1 (en) 2010-04-27 2013-05-09 Jan Hayek Coprocessor having task sequence control
US20160335215A1 (en) 2011-03-31 2016-11-17 International Business Machines Corporation Accelerator engine commands submission over an interconnect link
US20130031553A1 (en) 2011-07-29 2013-01-31 International Business Machines Corporation Hardware acceleration
US20140344815A1 (en) 2012-03-30 2014-11-20 Boris Ginzburg Context switching mechanism for a processing core having a general purpose cpu core and a tightly coupled accelerator
US20160098365A1 (en) 2014-10-05 2016-04-07 Amazon Technologies, Inc. Emulated endpoint configuration

Also Published As

Publication number Publication date
WO2019226355A1 (en) 2019-11-28
KR20210011451A (ko) 2021-02-01
JP2021525420A (ja) 2021-09-24
US20190361708A1 (en) 2019-11-28
CN112204524B (zh) 2024-07-12
KR102668599B1 (ko) 2024-05-22
US10877766B2 (en) 2020-12-29
CN112204524A (zh) 2021-01-08
EP3803588A1 (en) 2021-04-14

Similar Documents

Publication Publication Date Title
JP7313381B2 (ja) ハードウェアアクセラレーションのためのハードウェアリソースの埋込みスケジューリング
JP7470685B2 (ja) 集積回路中の算出ユニットをプログラムおよび制御すること
CN110678847B (zh) 用于gpu任务调度的连续分析任务
US10230608B2 (en) RPS support for NFV by system call bypass
US20240419358A1 (en) Hardware management of direct memory access commands
KR20170042217A (ko) 키-벨류 장치를 포함하는 컴퓨터 시스템 및 그것의 인터럽트 처리 제공 방법
US11640305B2 (en) Wake-up and timer for scheduling of functions with context hints
US10459771B2 (en) Lightweight thread synchronization using shared memory state
US20230195664A1 (en) Software management of direct memory access commands
EP4035016B1 (en) Processor and interrupt controller therein
US10545890B2 (en) Information processing device, information processing method, and program
US8862786B2 (en) Program execution with improved power efficiency
JP2022546250A (ja) 電力に基づいたｓｒａｍの適応割り当て
JP6123487B2 (ja) 制御装置、制御方法及び制御プログラム
US20160098306A1 (en) Hardware queue automation for hardware engines
US11455261B2 (en) First boot with one memory channel
CN116185501A (zh) 命令执行方法、装置、图形处理器、电子设备及存储介质
US20250306942A1 (en) Rescheduling work onto persistent threads
US12153957B2 (en) Hierarchical work scheduling

Legal Events

Date Code Title Description
A529 Written submission of copy of amendment under article 34 pct

Free format text: JAPANESE INTERMEDIATE CODE: A529

Effective date: 20210119

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220509

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220509

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230613

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230711

R150 Certificate of patent or registration of utility model

Ref document number: 7313381

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150