KR102668599B1 - 하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링 - Google Patents

하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링 Download PDF

Info

Publication number
KR102668599B1
KR102668599B1 KR1020207037180A KR20207037180A KR102668599B1 KR 102668599 B1 KR102668599 B1 KR 102668599B1 KR 1020207037180 A KR1020207037180 A KR 1020207037180A KR 20207037180 A KR20207037180 A KR 20207037180A KR 102668599 B1 KR102668599 B1 KR 102668599B1
Authority
KR
South Korea
Prior art keywords
command
controller
compute
compute unit
host processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020207037180A
Other languages
English (en)
Korean (ko)
Other versions
KR20210011451A (ko
Inventor
소렌 티. 소
이드리스 아이. 타르왈라
우망 파레크
소날 산탄
헴 씨. 니마
Original Assignee
자일링크스 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 자일링크스 인코포레이티드 filed Critical 자일링크스 인코포레이티드
Publication of KR20210011451A publication Critical patent/KR20210011451A/ko
Application granted granted Critical
Publication of KR102668599B1 publication Critical patent/KR102668599B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3856—Reordering of instructions, e.g. using queues or age tags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2209/00—Indexing scheme relating to G06F9/00
    • G06F2209/50—Indexing scheme relating to G06F9/50
    • G06F2209/509—Offload

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
KR1020207037180A 2018-05-24 2019-05-09 하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링 Active KR102668599B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/988,900 US10877766B2 (en) 2018-05-24 2018-05-24 Embedded scheduling of hardware resources for hardware acceleration
US15/988,900 2018-05-24
PCT/US2019/031443 WO2019226355A1 (en) 2018-05-24 2019-05-09 Embedded scheduling of hardware resources for hardware acceleration

Publications (2)

Publication Number Publication Date
KR20210011451A KR20210011451A (ko) 2021-02-01
KR102668599B1 true KR102668599B1 (ko) 2024-05-22

Family

ID=66641498

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020207037180A Active KR102668599B1 (ko) 2018-05-24 2019-05-09 하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링

Country Status (6)

Country Link
US (1) US10877766B2 (https=)
EP (1) EP3803588A1 (https=)
JP (1) JP7313381B2 (https=)
KR (1) KR102668599B1 (https=)
CN (1) CN112204524B (https=)
WO (1) WO2019226355A1 (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10761992B2 (en) * 2018-10-31 2020-09-01 Advanced Micro Devices, Inc. Shared loads at compute units of a processor
US10705993B2 (en) 2018-11-19 2020-07-07 Xilinx, Inc. Programming and controlling compute units in an integrated circuit
KR102737418B1 (ko) * 2018-12-13 2024-12-04 에스케이하이닉스 주식회사 데이터 처리 시스템 및 그것의 동작방법
US11294992B2 (en) * 2019-03-12 2022-04-05 Xilinx, Inc. Locking execution of cores to licensed programmable devices in a data center
US11443018B2 (en) * 2019-03-12 2022-09-13 Xilinx, Inc. Locking execution of cores to licensed programmable devices in a data center
US11500901B2 (en) 2019-06-28 2022-11-15 Nxp B.V. Apparatuses and methods involving synchronization using data in the data/address field of a communications protocol
US10996950B2 (en) * 2019-06-28 2021-05-04 Nxp B.V. Apparatuses and methods involving selective disablement of side effects caused by accessing register sets
US11010323B2 (en) 2019-06-28 2021-05-18 Nxp B.V. Apparatuses and methods involving disabling address pointers
US10985759B2 (en) 2019-06-28 2021-04-20 Nxp B.V. Apparatuses and methods involving a segmented source-series terminated line driver
US10999097B2 (en) 2019-06-28 2021-05-04 Nxp B.V. Apparatuses and methods involving first type of transaction registers mapped to second type of transaction addresses
KR102787374B1 (ko) 2019-12-20 2025-03-27 삼성전자주식회사 가속기, 가속기의 동작 방법 및 가속기를 포함한 디바이스
US11175957B1 (en) * 2020-09-22 2021-11-16 International Business Machines Corporation Hardware accelerator for executing a computation task
CN112783506B (zh) * 2021-01-29 2022-09-30 展讯通信（上海）有限公司 一种模型运行方法及相关装置
US11561733B2 (en) * 2021-02-05 2023-01-24 Micron Technology, Inc. Interrupt mode or polling mode for memory devices
CN113032010B (zh) * 2021-03-12 2022-09-20 歌尔科技有限公司 命令的传输控制方法、终端及计算机可读存储介质
CN114548389B (zh) * 2022-01-27 2025-10-10 苏州登临科技有限公司 异构计算中计算单元的管理方法及相应处理器
US11861010B2 (en) 2022-02-14 2024-01-02 Xilinx, Inc. Extensible device hosted root of trust architecture for integrated circuits
CN114637536B (zh) * 2022-03-25 2025-11-07 苏州登临科技有限公司 任务处理方法、计算协处理器、芯片及计算机设备
CN115168081B (zh) * 2022-09-08 2022-11-15 井芯微电子技术(天津)有限公司 转换电路和报文转换方法
CN115292053B (zh) * 2022-09-30 2023-01-06 苏州速显微电子科技有限公司 移动端cnn的cpu、gpu、npu统一调度方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070283358A1 (en) 2006-06-06 2007-12-06 Hironori Kasahara Method for controlling heterogeneous multiprocessor and multigrain parallelizing compiler
WO2012131523A1 (en) 2011-03-31 2012-10-04 International Business Machines Corporation A method of submitting co-processor commands over an interconnect link
US20130031553A1 (en) 2011-07-29 2013-01-31 International Business Machines Corporation Hardware acceleration
US20130117533A1 (en) 2010-04-27 2013-05-09 Jan Hayek Coprocessor having task sequence control
US20140344815A1 (en) 2012-03-30 2014-11-20 Boris Ginzburg Context switching mechanism for a processing core having a general purpose cpu core and a tightly coupled accelerator
US20160098365A1 (en) 2014-10-05 2016-04-07 Amazon Technologies, Inc. Emulated endpoint configuration

Family Cites Families (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4245306A (en) 1978-12-21 1981-01-13 Burroughs Corporation Selection of addressed processor in a multi-processor network
US6360243B1 (en) * 1998-03-10 2002-03-19 Motorola, Inc. Method, device and article of manufacture for implementing a real-time task scheduling accelerator
US6243736B1 (en) * 1998-12-17 2001-06-05 Agere Systems Guardian Corp. Context controller having status-based background functional task resource allocation capability and processor employing the same
US8913667B2 (en) * 1999-11-09 2014-12-16 Broadcom Corporation Video decoding system having a programmable variable-length decoder
US20100146256A1 (en) 2000-01-06 2010-06-10 Super Talent Electronics Inc. Mixed-Mode ROM/RAM Booting Using an Integrated Flash Controller with NAND-Flash, RAM, and SD Interfaces
CA2402018A1 (en) 2000-03-03 2001-09-13 Tenor Networks, Inc. High-speed data processing using internal processor memory space
US6477598B1 (en) 2000-07-20 2002-11-05 Lsi Logic Corporation Memory controller arbitrating RAS, CAS and bank precharge signals
US6829697B1 (en) * 2000-09-06 2004-12-07 International Business Machines Corporation Multiple logical interfaces to a shared coprocessor resource
US7346898B2 (en) * 2002-01-29 2008-03-18 Texas Instruments Incorporated Method for scheduling processors and coprocessors with bit-masking
WO2004051450A2 (en) * 2002-12-04 2004-06-17 Koninklijke Philips Electronics N.V. Software-based control of microprocessor power dissipation
WO2006031157A1 (en) 2004-09-16 2006-03-23 Telefonaktiebolaget Lm Ericsson (Publ) Routing based on transmission utilization
US7743176B1 (en) * 2005-03-10 2010-06-22 Xilinx, Inc. Method and apparatus for communication between a processor and hardware blocks in a programmable logic device
US7669037B1 (en) * 2005-03-10 2010-02-23 Xilinx, Inc. Method and apparatus for communication between a processor and hardware blocks in a programmable logic device
US7428603B2 (en) 2005-06-30 2008-09-23 Sigmatel, Inc. System and method for communicating with memory devices via plurality of state machines and a DMA controller
US7934113B2 (en) 2007-05-21 2011-04-26 Texas Instruments Incorporated Self-clearing asynchronous interrupt edge detect latching register
US8250578B2 (en) * 2008-02-22 2012-08-21 International Business Machines Corporation Pipelining hardware accelerators to computer systems
US7673087B1 (en) * 2008-03-27 2010-03-02 Xilinx, Inc. Arbitration for an embedded processor block core in an integrated circuit
US7737725B1 (en) * 2008-04-04 2010-06-15 Xilinx, Inc. Device control register for a processor block
US9547535B1 (en) 2009-04-30 2017-01-17 Nvidia Corporation Method and system for providing shared memory access to graphics processing unit processes
JP5521403B2 (ja) 2009-06-23 2014-06-11 ソニー株式会社 情報処理装置とリソース管理方法およびプログラム
US8056080B2 (en) * 2009-08-31 2011-11-08 International Business Machines Corporation Multi-core/thread work-group computation scheduler
US8423799B2 (en) * 2009-11-30 2013-04-16 International Business Machines Corporation Managing accelerators of a computing environment
US8914805B2 (en) * 2010-08-31 2014-12-16 International Business Machines Corporation Rescheduling workload in a hybrid computing environment
US9378182B2 (en) * 2012-09-28 2016-06-28 Intel Corporation Vector move instruction controlled by read and write masks
US9582321B2 (en) * 2013-11-08 2017-02-28 Swarm64 As System and method of data processing
US10031773B2 (en) 2014-02-20 2018-07-24 Nxp Usa, Inc. Method to communicate task context information and device therefor
GB2525002B (en) * 2014-04-09 2021-06-09 Advanced Risc Mach Ltd Data processing systems
US9785473B2 (en) * 2014-07-14 2017-10-10 Nxp Usa, Inc. Configurable per-task state counters for processing cores in multi-tasking processing systems
US9022291B1 (en) 2014-07-24 2015-05-05 Apple Inc. Invisible optical label for transmitting information between computing devices
US9665509B2 (en) * 2014-08-20 2017-05-30 Xilinx, Inc. Mechanism for inter-processor interrupts in a heterogeneous multiprocessor system
US9846660B2 (en) * 2014-11-12 2017-12-19 Xilinx, Inc. Heterogeneous multiprocessor platform targeting programmable integrated circuits
EP3218827B1 (en) * 2014-11-12 2020-05-27 Xilinx, Inc. Heterogeneous multiprocessor program compilation targeting programmable integrated circuits
JP6897574B2 (ja) * 2016-01-29 2021-06-30 日本電気株式会社 アクセラレータ制御装置、アクセラレータ制御方法およびプログラム
CN108713190B (zh) * 2016-03-31 2024-03-01 英特尔公司 用于加速安全存储能力的技术
GB2549722B (en) * 2016-04-25 2018-09-26 Imagination Tech Ltd Communications interface circuit architecture
EP4089531B1 (en) * 2016-12-31 2024-06-26 Intel Corporation Systems, methods, and apparatuses for heterogeneous computing
US10235736B2 (en) 2017-04-21 2019-03-19 Intel Corporation Intelligent graphics dispatching mechanism

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070283358A1 (en) 2006-06-06 2007-12-06 Hironori Kasahara Method for controlling heterogeneous multiprocessor and multigrain parallelizing compiler
US20130117533A1 (en) 2010-04-27 2013-05-09 Jan Hayek Coprocessor having task sequence control
WO2012131523A1 (en) 2011-03-31 2012-10-04 International Business Machines Corporation A method of submitting co-processor commands over an interconnect link
US20160335215A1 (en) 2011-03-31 2016-11-17 International Business Machines Corporation Accelerator engine commands submission over an interconnect link
US20130031553A1 (en) 2011-07-29 2013-01-31 International Business Machines Corporation Hardware acceleration
US20140344815A1 (en) 2012-03-30 2014-11-20 Boris Ginzburg Context switching mechanism for a processing core having a general purpose cpu core and a tightly coupled accelerator
US20160098365A1 (en) 2014-10-05 2016-04-07 Amazon Technologies, Inc. Emulated endpoint configuration

Also Published As

Publication number Publication date
WO2019226355A1 (en) 2019-11-28
KR20210011451A (ko) 2021-02-01
JP2021525420A (ja) 2021-09-24
US20190361708A1 (en) 2019-11-28
CN112204524B (zh) 2024-07-12
US10877766B2 (en) 2020-12-29
CN112204524A (zh) 2021-01-08
EP3803588A1 (en) 2021-04-14
JP7313381B2 (ja) 2023-07-24

Similar Documents

Publication Publication Date Title
KR102668599B1 (ko) 하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링
KR102888093B1 (ko) 전용 저 레이턴시 링크를 사용한 다수의 하드웨어 가속기에 대한 통합된 어드레스 공간
CN110678847B (zh) 用于gpu任务调度的连续分析任务
US10705993B2 (en) Programming and controlling compute units in an integrated circuit
US20240419358A1 (en) Hardware management of direct memory access commands
US20140040532A1 (en) Stacked memory device with helper processor
US20140129784A1 (en) Methods and systems for polling memory outside a processor thread
KR20230091861A (ko) 하드웨어 가속을 위한 높은 처리량 회로 아키텍처
CN112559403B (zh) 一种处理器及其中的中断控制器
US6782463B2 (en) Shared memory array
US8862786B2 (en) Program execution with improved power efficiency
US7774513B2 (en) DMA circuit and computer system
US8346975B2 (en) Serialized access to an I/O adapter through atomic operation
KR102815744B1 (ko) 직렬로 연결된 전자 장치들 사이에서 컴플리션을 조기에 전송하기 위한 컴퓨팅 시스템
US8719542B2 (en) Data transfer apparatus, data transfer method and processor
US9043507B2 (en) Information processing system
CN117075819A (zh) 命令处理方法、装置、存储介质及存储设备
CN120611670A (zh) 一种msi-x电路生成方法、装置、计算机设备及可读存储介质
CN104081344B (zh) 用于运行处理器的方法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20201223

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
A201 Request for examination
AMND Amendment
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20220302

Comment text: Request for Examination of Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20231107

AMND Amendment
PX0701 Decision of registration after re-examination

Patent event date: 20240322

Comment text: Decision to Grant Registration

Patent event code: PX07013S01D

Patent event date: 20240131

Comment text: Amendment to Specification, etc.

Patent event code: PX07012R01I

Patent event date: 20220302

Comment text: Amendment to Specification, etc.

Patent event code: PX07012R01I

X701 Decision to grant (after re-examination)
GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20240520

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20240520

End annual number: 3

Start annual number: 1

PG1601 Publication of registration