JP7290410B2 - 指示命令処理調節システム - Google Patents

指示命令処理調節システム Download PDF

Info

Publication number
JP7290410B2
JP7290410B2 JP2018213374A JP2018213374A JP7290410B2 JP 7290410 B2 JP7290410 B2 JP 7290410B2 JP 2018213374 A JP2018213374 A JP 2018213374A JP 2018213374 A JP2018213374 A JP 2018213374A JP 7290410 B2 JP7290410 B2 JP 7290410B2
Authority
JP
Japan
Prior art keywords
processor unit
skew
synchronizer
processor
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018213374A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019125350A5 (enExample
JP2019125350A (ja
Inventor
ウィング シー. リー,
ショーン エム. レイミー,
ロナルド ジェームズ クーンツ,
ディック ピー. ウォン,
ジャクソン チア,
アンソニー エス. フォルナバイオ,
ムラリ ランガラージャン,
クラーク エドガー ムーア,
デーヴィッド クライド シャープ,
アーノルド ダブリュ. ノードシエック,
ポール ユージーン デンゼル,
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Boeing Co
Original Assignee
Boeing Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Boeing Co filed Critical Boeing Co
Publication of JP2019125350A publication Critical patent/JP2019125350A/ja
Publication of JP2019125350A5 publication Critical patent/JP2019125350A5/ja
Application granted granted Critical
Publication of JP7290410B2 publication Critical patent/JP7290410B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10Distribution of clock signals, e.g. skew
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12Synchronisation of different clock signals provided by a plurality of clock generators
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1629Error detection by comparing the output of redundant processing systems
    • G06F11/1641Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1675Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1683Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/1695Error detection or correction of the data by redundancy in hardware which are operating with time diversity
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Hardware Redundancy (AREA)
JP2018213374A 2017-11-21 2018-11-14 指示命令処理調節システム Active JP7290410B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/819,402 2017-11-21
US15/819,402 US10528077B2 (en) 2017-11-21 2017-11-21 Instruction processing alignment system

Publications (3)

Publication Number Publication Date
JP2019125350A JP2019125350A (ja) 2019-07-25
JP2019125350A5 JP2019125350A5 (enExample) 2021-12-23
JP7290410B2 true JP7290410B2 (ja) 2023-06-13

Family

ID=63798768

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018213374A Active JP7290410B2 (ja) 2017-11-21 2018-11-14 指示命令処理調節システム

Country Status (5)

Country Link
US (1) US10528077B2 (enExample)
EP (1) EP3486780B1 (enExample)
JP (1) JP7290410B2 (enExample)
KR (1) KR102821210B1 (enExample)
CN (1) CN109815020B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11132268B2 (en) * 2019-10-21 2021-09-28 The Boeing Company System and method for synchronizing communications between a plurality of processors
US12056084B2 (en) * 2020-12-09 2024-08-06 The Boeing Company Message synchronization system
FR3118843B1 (fr) * 2021-01-13 2025-03-07 Dassault Aviat Systeme de transfert securise de donnees numeriques d'aeronef comprenant des systemes producteurs de donnees redondants, ensemble et procede associes
US11838397B2 (en) 2021-06-17 2023-12-05 Northrop Grumman Systems Corporation Systems and methods for synchronization of processing elements
US12135970B2 (en) 2023-03-17 2024-11-05 The Boeing Company System and method for synchronizing processing between a plurality of processors

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090044044A1 (en) 2005-11-18 2009-02-12 Werner Harter Device and method for correcting errors in a system having at least two execution units having registers
US20090193229A1 (en) 2007-12-14 2009-07-30 Thales High-integrity computation architecture with multiple supervised resources
JP2010092105A (ja) 2008-10-03 2010-04-22 Fujitsu Ltd 同期制御装置,情報処理装置及び同期管理方法
US20130125137A1 (en) 2011-11-15 2013-05-16 Ge Aviation Systems Llc Method of providing high integrity processing

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0736720A (ja) * 1993-07-20 1995-02-07 Yokogawa Electric Corp 二重化コンピュータ装置
US5925099A (en) * 1995-06-15 1999-07-20 Intel Corporation Method and apparatus for transporting messages between processors in a multiple processor system
US20080163035A1 (en) * 2004-10-25 2008-07-03 Robert Bosch Gmbh Method for Data Distribution and Data Distribution Unit in a Multiprocessor System
WO2007006013A2 (en) 2005-07-05 2007-01-11 Viasat, Inc. Synchronized high-assurance circuits
US8275977B2 (en) 2009-04-08 2012-09-25 Freescale Semiconductor, Inc. Debug signaling in a multiple processor data processing system
US8560737B2 (en) * 2011-06-10 2013-10-15 International Business Machines Corporation Managing operator message buffers in a coupling facility
US9176912B2 (en) * 2011-09-07 2015-11-03 Altera Corporation Processor to message-based network interface using speculative techniques
US8924780B2 (en) 2011-11-10 2014-12-30 Ge Aviation Systems Llc Method of providing high integrity processing

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090044044A1 (en) 2005-11-18 2009-02-12 Werner Harter Device and method for correcting errors in a system having at least two execution units having registers
JP2009516277A (ja) 2005-11-18 2009-04-16 ローベルト ボッシュ ゲゼルシャフト ミット ベシュレンクテル ハフツング 少なくとも2つのレジスタ付き処理ユニットを有するシステムにおいてエラーを除去する装置および方法
US20090193229A1 (en) 2007-12-14 2009-07-30 Thales High-integrity computation architecture with multiple supervised resources
JP2010092105A (ja) 2008-10-03 2010-04-22 Fujitsu Ltd 同期制御装置,情報処理装置及び同期管理方法
US20130125137A1 (en) 2011-11-15 2013-05-16 Ge Aviation Systems Llc Method of providing high integrity processing
JP2013105494A (ja) 2011-11-15 2013-05-30 Ge Aviation Systems Llc 高整合性処理を提供する方法

Also Published As

Publication number Publication date
KR20190058288A (ko) 2019-05-29
EP3486780B1 (en) 2020-11-18
KR102821210B1 (ko) 2025-06-13
CN109815020A (zh) 2019-05-28
CN109815020B (zh) 2024-05-14
EP3486780A1 (en) 2019-05-22
US20190155325A1 (en) 2019-05-23
US10528077B2 (en) 2020-01-07
JP2019125350A (ja) 2019-07-25

Similar Documents

Publication Publication Date Title
JP7290410B2 (ja) 指示命令処理調節システム
US9418096B2 (en) Control method, and information processing system
CN110334075B (zh) 基于消息中间件的数据迁移方法及相关设备
US10474377B2 (en) Optimizing data writes in a distributed computing system
US11010171B2 (en) Efficient out of process reshuffle of streaming data
JP7421858B2 (ja) メッセージ同期システム
US12056084B2 (en) Message synchronization system
JP7735047B2 (ja) 複数のプロセッサ間の通信を同期させるためのシステム及び方法
US20180300140A1 (en) Information processing apparatus, information processing method, and non-transitory computer-readable storage medium
CN110121694B (zh) 一种日志管理方法、服务器和数据库系统
KR101713537B1 (ko) 데이터의 일관성을 보장하는 상태기기 기반의 복제 및 체크포인트데이터와 복제로그를 이용한 분산 복구를 처리하는 데이터 복제 방법 및 데이터 저장 시스템
US10042554B2 (en) Increased bandwidth of ordered stores in a non-uniform memory subsystem
CN110321288A (zh) 一种用于飞行器上信息处理系统的仿真测试方法
US9715477B2 (en) Shared-bandwidth multiple target remote copy
US20230409375A1 (en) Batch processing tracking
CN119718173A (zh) 用于数据复制的方法、电子设备和计算机程序产品
WO2017152711A1 (zh) 信息传输、发送、获取方法和装置
US20240311215A1 (en) Message synchronization system and method with user partition access
CN114745438B (zh) 多数据中心的缓存数据处理方法、装置、系统和电子设备
US20060107004A1 (en) Recovery from failure in data storage systems
KR101786874B1 (ko) 데이터의 일관성을 보장하는 상태기기 기반의 복제 및 체크포인트데이터와 복제로그를 이용한 분산 복구를 처리하는 데이터 복제 방법 및 데이터 저장 시스템
CN119474213A (zh) 数据同步方法、装置、计算机设备、可读存储介质和程序产品
McCalpin Exploiting Fully Asynchronous Messaging Models in HPC Applications

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20211112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20211112

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20221130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20221220

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230118

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230509

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230601

R150 Certificate of patent or registration of utility model

Ref document number: 7290410

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150