JP7261936B2 - Bonding method, bonded semiconductor device and semiconductor member - Google Patents

Bonding method, bonded semiconductor device and semiconductor member Download PDF

Info

Publication number
JP7261936B2
JP7261936B2 JP2022510862A JP2022510862A JP7261936B2 JP 7261936 B2 JP7261936 B2 JP 7261936B2 JP 2022510862 A JP2022510862 A JP 2022510862A JP 2022510862 A JP2022510862 A JP 2022510862A JP 7261936 B2 JP7261936 B2 JP 7261936B2
Authority
JP
Japan
Prior art keywords
semiconductor
bonding
metal member
semiconductor chip
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2022510862A
Other languages
Japanese (ja)
Other versions
JPWO2022092291A5 (en
JPWO2022092291A1 (en
Inventor
茂 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of JPWO2022092291A1 publication Critical patent/JPWO2022092291A1/ja
Publication of JPWO2022092291A5 publication Critical patent/JPWO2022092291A5/ja
Application granted granted Critical
Publication of JP7261936B2 publication Critical patent/JP7261936B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K20/00Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating
    • B23K20/10Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating making use of vibrations, e.g. ultrasonic welding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)

Description

本発明は、接合方法、接合半導体装置及び半導体部材に関し、特に、半導体部材に第1金属部材及び第2金属部材を接合して接合半導体装置を作成する接合方法等に関する。 The present invention relates to a bonding method, a bonded semiconductor device and a semiconductor member, and more particularly to a bonding method and the like for manufacturing a bonded semiconductor device by bonding a first metal member and a second metal member to a semiconductor member.

出願人は、例えば特許文献1及び2に記載されているように、接合材を利用して、音エネルギーによりセラミックス部材などと金属部材とを接合する技術を開示している。 The applicant has disclosed a technique of joining a ceramic member or the like and a metal member by sound energy using a joining material, as described in Patent Documents 1 and 2, for example.

特開2017-039169号公報JP 2017-039169 A 特開2019-058910号公報JP 2019-058910 A

しかしながら、これらは、一つの面を接合するものであった。 However, these were to join one face.

よって、本発明は、音エネルギーを利用して、半導体部材に、複数の金属部材を接合する接合方法等を提供することを目的とする。 SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a bonding method or the like for bonding a plurality of metal members to a semiconductor member using sound energy.

本願発明の第1の側面は、半導体部材に第1金属部材及び第2金属部材を接合して接合半導体装置を作成する接合方法であって、前記半導体部材は、少なくとも第1面及び第2面を有し、接合装置が、音エネルギーを利用して前記半導体部材の前記第1面及び前記第2面に、それぞれ、前記第1金属部材及び前記第2金属部材を接合して接合半導体装置を作成する接合ステップを含む。 A first aspect of the present invention is a bonding method for manufacturing a bonded semiconductor device by bonding a first metal member and a second metal member to a semiconductor member, wherein the semiconductor member has at least a first surface and a second surface. wherein the bonding device utilizes sound energy to bond the first metal member and the second metal member to the first surface and the second surface of the semiconductor member, respectively, to form a bonded semiconductor device Including the joint step to create.

本願発明の第2の側面は、第1の側面の接合方法であって、前記接合ステップにおいて、接合装置が、音エネルギーを利用して前記半導体部材の前記第1面及び前記第2面にそれぞれ第1接合部材及び第2接合部材により前記第1金属部材及び前記第2金属部材を接合して、接合後の前記第1接合部材及び/又は前記第1金属部材と接合後の前記第2接合部材及び/又は前記第2金属部材との間が通電する接合半導体装置を作成する。 A second aspect of the present invention is the bonding method according to the first aspect, wherein in the bonding step, a bonding device utilizes sound energy to bond the first surface and the second surface of the semiconductor member, respectively. The first metal member and the second metal member are joined by a first joining member and a second joining member, and the first joining member after joining and/or the second joining after joining with the first metal member A bonded semiconductor device is produced in which current is conducted between the member and/or the second metal member.

本願発明の第3の側面は、第1又は第2の側面の接合方法であって、前記半導体部材は、一つの半導体チップを含み、又は、前記半導体部材は、前記第1面とも前記第2面とも異なる面で接合された複数の半導体チップを含み、前記複数の半導体チップは、前記接合ステップにおいて接合され、若しくは、前記接合ステップとは異なる処理によって接合されるものである。 A third aspect of the present invention is the bonding method of the first or second aspect, wherein the semiconductor member includes one semiconductor chip, or the semiconductor member includes both the first surface and the second surface. It includes a plurality of semiconductor chips bonded on different surfaces, and the plurality of semiconductor chips are bonded in the bonding step or bonded by a process different from the bonding step.

本願発明の第4の側面は、第1から第3のいずれかの側面の接合方法であって、前記接合半導体装置において、前記半導体部材は電極を有する半導体チップを含み、前記電極は、前記第1金属部材、前記第2金属部材、前記第1金属部材を接合するための第1接合部材、及び、前記第2金属部材を接合するための第2接合部材の少なくとも一部と通電する。 A fourth aspect of the present invention is the bonding method according to any one of the first to third aspects, wherein in the bonded semiconductor device, the semiconductor member includes a semiconductor chip having an electrode, and the electrode At least part of the first metal member, the second metal member, the first joining member for joining the first metal member, and the second joining member for joining the second metal member are energized.

本願発明の第5の側面は、第1から第4のいずれかの側面の接合方法であって、前記半導体部材が含む半導体チップは、SiCチップ及び/又はSiチップであり、前記第1金属部材を接合するための第1接合部材及び前記第2金属部材を接合するための第2接合部材は、アルミ及び/又は銅である。 A fifth aspect of the present invention is the bonding method according to any one of the first to fourth aspects, wherein the semiconductor chip included in the semiconductor member is a SiC chip and/or a Si chip, and the first metal member The first joining member for joining the and the second joining member for joining the second metal member are made of aluminum and/or copper.

本願発明の第6の側面は、第1から第5のいずれかの側面の接合方法であって、前記半導体部材は、複数存在し、前記接合ステップにおいて、接合装置は、前記各半導体部材の前記第1面に前記第1金属部材を接合する処理及び/又は前記各半導体部材の前記第2面に前記第2金属部材を接合する処理を一括して行う。 A sixth aspect of the present invention is the bonding method according to any one of the first to fifth aspects, wherein there are a plurality of the semiconductor members, and in the bonding step, the bonding apparatus is configured to connect the semiconductor members to the semiconductor members. A process of bonding the first metal member to the first surface and/or a process of bonding the second metal member to the second surface of each of the semiconductor members are collectively performed.

本願発明の第7の側面は、第6の側面の接合方法であって、複数の前記半導体部材の少なくとも一部において、接合後の前記第1金属部材を接合するための第1接合部材と接合後の前記第2金属部材を接合するための第2接合部材との間で通電する。 A seventh aspect of the present invention is the joining method according to the sixth aspect, wherein at least a part of the plurality of semiconductor members is joined with a first joining member for joining the first metal member after joining. Electricity is applied to a second joining member for joining the second metal member later.

本願発明の第8の側面は、第1から第7のいずれかの側面の接合方法であって、前記接合ステップにおいて、接合装置は、音エネルギーを利用して、第2半導体部材が有する第4面及び第3面に、それぞれ、第3金属部材及び前記第2金属部材を接合する。 An eighth aspect of the present invention is the bonding method according to any one of the first to seventh aspects, wherein in the bonding step, the bonding device utilizes sound energy to form the fourth semiconductor member of the second semiconductor member. A third metal member and the second metal member are joined to the surface and the third surface, respectively.

本願発明の第9の側面は、半導体部材と、第1金属部材と、第2金属部材を備える接合半導体装置であって、前記半導体部材の第1面と前記第1金属部材とが第1接合部材によって接合し、前記半導体部材の第2面と前記第2金属部材とが第2接合部材によって接合し、前記第1接合部材と、前記第2接合部材との間が通電する。 A ninth aspect of the present invention is a bonded semiconductor device comprising a semiconductor member, a first metal member, and a second metal member, wherein the first surface of the semiconductor member and the first metal member form a first bond. The second surface of the semiconductor member and the second metal member are joined by a second joining member, and current is passed between the first joining member and the second joining member.

本願発明の第10の側面は、第9の側面の接合半導体装置であって、前記半導体部材は、一つの半導体チップを含み、又は、前記半導体部材は、前記第1面とも前記第2面とも異なる面で接合された複数の半導体チップを含む。 A tenth aspect of the present invention is the bonded semiconductor device according to the ninth aspect, wherein the semiconductor member includes one semiconductor chip, or the semiconductor member includes both the first surface and the second surface. It contains multiple semiconductor chips bonded on different sides.

本願発明の第11の側面は、第9又は第10の側面の接合半導体装置であって、前記半導体部材は、複数存在し、複数の前記半導体部材の少なくとも一部は、接合後の前記第1面の第1接合部材と接合後の前記第2面の第2接合部材との間が通電する。 An eleventh aspect of the present invention is the bonded semiconductor device according to the ninth or tenth aspect, wherein there are a plurality of semiconductor members, and at least a portion of the plurality of semiconductor members is the first semiconductor member after bonding. Electricity is conducted between the first joining member on the surface and the second joining member on the second surface after joining.

本願発明の第12の側面は、第9から第11のいずれかの側面の接合半導体装置であって、第2半導体部材と、第3金属部材を備え、前記第2半導体部材の第3面と前記第2金属部材とが接合し、前記第2半導体部材の第4面と前記第3金属部材とが接合する。 A twelfth aspect of the present invention is the junction semiconductor device according to any one of the ninth to eleventh aspects, comprising a second semiconductor member and a third metal member, wherein the third surface of the second semiconductor member and the The second metal member is bonded, and the fourth surface of the second semiconductor member and the third metal member are bonded.

本願発明の第13の側面は、第1面と第2面を有する半導体部材であって、前記第1面及び前記第2面には、それぞれ、接合処理のための第1接合部材及び第2接合部材が存在し、前記第1接合部材と、前記第2接合部材との間が通電する。 A thirteenth aspect of the present invention is a semiconductor member having a first surface and a second surface, wherein the first surface and the second surface are respectively provided with a first bonding member and a second bonding member for bonding treatment. A joint member is present and conducts electricity between the first joint member and the second joint member.

なお、本願発明の接合ステップにおいて、第1面の接合処理と第2面の接合処理は、同時に行ってもよく、別々に行ってもよい。第1面、第2面、第3面及び第4面の接合処理も、同時に行ってもよく、別々に行ってもよい。 In addition, in the bonding step of the present invention, the bonding process for the first surface and the bonding process for the second surface may be performed simultaneously or separately. The joining treatment of the first, second, third and fourth surfaces may be performed simultaneously or separately.

本願発明の各観点によれば、接合部材を利用して、音エネルギー(例えば、音波振動(20kHz未満)、超音波振動(20kHz以上))により半導体部材の複数の面に複数の金属部材を接合することができる。特に、音エネルギーを利用することによって、例えば、異なる面での接合部材間などでの通電を実現することができる。 According to each aspect of the present invention, a plurality of metal members are bonded to a plurality of surfaces of a semiconductor member by sound energy (for example, sonic vibration (less than 20 kHz), ultrasonic vibration (20 kHz or more)) using a bonding member. can do. In particular, by using sound energy, it is possible, for example, to achieve current flow between joining members on different planes.

本願発明の実施の形態に係る接合半導体装置を作成する工程を説明するための図である。It is a figure for demonstrating the process of creating the junction semiconductor device which concerns on embodiment of this invention. 図1の接合半導体装置について通電テストを行った具体例を説明するための図である。FIG. 2 is a diagram for explaining a specific example in which a power-on test was performed on the bonded semiconductor device of FIG. 1; 本願発明の実施の形態に係る複数の階層を備える接合半導体装置の例を示す図である。It is a figure which shows the example of the junction semiconductor device provided with several layers based on embodiment of this invention. 本願発明の実施の形態に係る複数の階層を備える接合半導体装置の他の例を示す図である。It is a figure showing other examples of a junction semiconductor device provided with a plurality of hierarchies concerning an embodiment of the invention in this application. 図4の接合半導体装置について具体的に説明するための図である。5 is a diagram for specifically explaining the junction semiconductor device of FIG. 4; FIG. 発明者が実際に作成した接合半導体装置を示す図である。1 is a diagram showing a junction semiconductor device actually produced by the inventor; FIG. 発明者が実際に作成した他の接合半導体装置を示す図である。FIG. 10 is a diagram showing another junction semiconductor device actually produced by the inventor;

以下、図面を参照して、本願発明の実施例について述べる。なお、本願発明の実施の形態は、以下の実施例に限定されるものではない。 Hereinafter, embodiments of the present invention will be described with reference to the drawings. In addition, embodiment of this invention is not limited to the following examples.

図1は、本願発明の実施の形態に係る接合半導体装置を作成する工程を説明するための図である。 FIG. 1 is a diagram for explaining the steps of fabricating a junction semiconductor device according to an embodiment of the present invention.

図1(a)及び(b)を参照して、第1金属部材1は、例えば、ヒートシンクのためのものであり、放熱・吸熱を目的とした金属部材である。例えば、Niめっき銅板、銅板、アルミニウム板などである。 Referring to FIGS. 1(a) and 1(b), a first metal member 1 is, for example, a metal member for a heat sink and intended for heat radiation and heat absorption. For example, it is a Ni-plated copper plate, a copper plate, an aluminum plate, or the like.

図1(c)及び(d)を参照して、第1接合部材を利用して、第1金属部材1の上に、一つ又は複数の半導体部材3を接合する。半導体部材3は、半導体チップを含むものであり、例えば、Siチップ、SiCチップである。第1接合部材は、例えばアルミシートである。半導体部材3と第1金属部材1との間に第1接合部材を挟んだ3次元構造の異種材料間音波接合を行う。半導体部材3と第1金属部材1は、大気中常温の環境で音エネルギーのみで原子が励起されてジョイントする。図1(c)及び(d)では、4つの半導体部材31、32、33及び34を、マルチ材料間の溶解拡散接合で一括接合する。(以下では、符号の添え字は、省略する場合がある。)なお、第1接合部材は、複数の半導体部材3に同じものを使用してもよく、異なるものを使用してもよい。Referring to FIGS. 1(c) and 1(d), one or more semiconductor members 3 are bonded onto the first metal member 1 using the first bonding member. The semiconductor member 3 includes a semiconductor chip, such as a Si chip or a SiC chip. The first joint member is, for example, an aluminum sheet. A first bonding member is sandwiched between the semiconductor member 3 and the first metal member 1 to perform sonic bonding between dissimilar materials in a three-dimensional structure. The semiconductor member 3 and the first metal member 1 are joined to each other by excitation of atoms only by sound energy in an ambient room temperature environment. In FIGS. 1(c) and (d), four semiconductor members 3 1 , 3 2 , 3 3 and 3 4 are collectively joined by dissolution-diffusion joining of multiple materials. (Hereinafter, the suffixes of the reference numerals may be omitted.) Incidentally, the same first joining member may be used for the plurality of semiconductor members 3, or different ones may be used.

接合処理は、例えば、特許文献1及び2などに記載の音エネルギーを利用した接合装置によって実現することができる。具体的には、図1(e)を参照して、接合装置6は、加圧部7並びに共振部8及び振動子9を備える。第1金属部材1と半導体部材3との間に第1接合部材を介在させ、加圧部7が上下方向から加圧して、共振部8が、音波振動及び/又は超音波振動を利用した振動子9の振動に共振して横方向に振動することにより、接合処理を実現することができる。このとき、SiCチップやSiチップに直接ホーンや受け治具が接触して破壊するおそれがある場合には、レジンなどの弾性体を用いる。 The bonding process can be realized, for example, by a bonding apparatus using sound energy described in Patent Literatures 1 and 2 and the like. Specifically, referring to FIG. The first bonding member is interposed between the first metal member 1 and the semiconductor member 3, the pressure unit 7 applies pressure from above and below, and the resonance unit 8 vibrates using sonic vibration and/or ultrasonic vibration. By resonating with the vibration of the element 9 and vibrating in the horizontal direction, the joining process can be realized. At this time, if the SiC chip or the Si chip is likely to be damaged by direct contact with the horn or the receiving jig, an elastic body such as resin is used.

図1(f)及び(g)を参照して、接合装置は、第2金属部材5を、第2接合部材を利用して半導体部材3に接続する。半導体部材3は、下及び上に、第1金属部材1及び第2金属部材5が両面接合する。なお、第2接合部材は、複数の半導体部材に同じものを使用してもよく、異なるものを使用してもよい。この接合処理は、半導体部材3と第1金属部材1との接合処理が行われた状態で、さらに行われるものである。発明者は、図1(e)と同様にして、第2金属部材5と半導体部材3との間に第2接合部材を介在させて音エネルギーによる接合処理を行うことにより実現できることを確認した。 1(f) and (g), the bonding apparatus connects the second metal member 5 to the semiconductor member 3 using the second bonding member. The semiconductor member 3 has the first metal member 1 and the second metal member 5 bonded on both sides thereof. The same second bonding member may be used for a plurality of semiconductor members, or different ones may be used. This bonding process is further performed after the semiconductor member 3 and the first metal member 1 have been bonded. The inventor confirmed that this can be achieved by interposing the second bonding member between the second metal member 5 and the semiconductor member 3 and performing bonding processing using sound energy in the same manner as in FIG. 1(e).

図1では、半導体部材3の上下に位置する第1面及び第2面に対してそれぞれ第1金属部材1及び第2金属部材5を両面接合する処理を、上下別に行うことを説明した。発明者は、半導体部材3と第1金属部材1との間に第1接合部材を介在させ、半導体部材3と第2金属部材5との間に第2接合部材を介在させた状態で、接合装置が音エネルギーによる接合処理を行うことにより、半導体部材3の上下両面の接合処理ができることを確認した。一度に行うことにより、SiCチップやSiチップに直接ホーンや受け治具が接触せずに破壊しないため、レジンなどの弾性体が不要となる。このように、半導体部材3と第1金属部材1の接合処理と、半導体部材3と第2金属部材5との接合処理とは、別々に行ってもよく、一度に行ってもよい。 In FIG. 1, it has been explained that the process of bonding the first metal member 1 and the second metal member 5 on both sides to the first and second surfaces located above and below the semiconductor member 3 is performed separately above and below. The inventor intervenes the first bonding member between the semiconductor member 3 and the first metal member 1 and interposes the second bonding member between the semiconductor member 3 and the second metal member 5. It was confirmed that the bonding process of both the upper and lower surfaces of the semiconductor member 3 can be performed by the apparatus performing the bonding process using sound energy. By doing this all at once, the SiC chip and the Si chip are not destroyed because the horn and the receiving jig do not come into direct contact with them, so an elastic body such as resin becomes unnecessary. In this way, the joining process of the semiconductor member 3 and the first metal member 1 and the joining process of the semiconductor member 3 and the second metal member 5 may be performed separately or at once.

図2を参照して、通電テストを行った具体例を説明する。 A specific example of conducting an energization test will be described with reference to FIG.

図2(a)を参照して、比較のために行った通電テストを説明する。半導体部材131及び132は、SiCチップである。接合部材151及び152は、アルミシートである。金属部材11は、NiめっきCu板(Ni plated Cu plate)である。半導体部材131及び132の上面には、アルミスパッタ層171及び172が形成されている。接合部材151とアルミスパッタ層171及び金属部材11との間には、半導体部材131が存在する。この場合、アルミスパッタ層171と金属部材11との間は、通電しなかった。An energization test performed for comparison will be described with reference to FIG. The semiconductor members 13 1 and 13 2 are SiC chips. The joining members 15 1 and 15 2 are aluminum sheets. The metal member 11 is a Ni plated Cu plate. Aluminum sputter layers 17 1 and 17 2 are formed on the upper surfaces of the semiconductor members 13 1 and 13 2 . A semiconductor member 13 1 exists between the joining member 15 1 and the sputtered aluminum layer 17 1 and metal member 11 . In this case, no current was passed between the sputtered aluminum layer 17 1 and the metal member 11 .

図2(b)を参照して、通電テストを行った具体例のアプリケーション構造を説明する。第1金属部材21及び第2金属部材25は、NiめっきCu板である。2つの半導体部材231及び232は、SiCチップである。半導体部材231は、第1アルミシート271及び第2アルミシート291を利用して、それぞれ、下及び上に、第1金属部材21及び第2金属部材25が両面接合されている。半導体部材232は、第1アルミシート272及び第2アルミシート292を利用して、それぞれ、下及び上に、第1金属部材21及び第2金属部材25が両面接合されている。With reference to FIG. 2(b), an application structure of a specific example in which a power-on test was performed will be described. The first metal member 21 and the second metal member 25 are Ni-plated Cu plates. The two semiconductor members 23 1 and 23 2 are SiC chips. The semiconductor member 23 1 has the first metal member 21 and the second metal member 25 bonded on both sides using the first aluminum sheet 27 1 and the second aluminum sheet 29 1 , respectively. The semiconductor member 23 2 has the first metal member 21 and the second metal member 25 bonded on both sides using the first aluminum sheet 27 2 and the second aluminum sheet 29 2 , respectively.

図2(c)は、第2金属部材25を剥がして行った通電テストの結果を示す。第2アルミシート291及び292の一部である上面アルミシート311及び312は、それぞれ、半導体部材231及び232に接合したままである。第2アルミシート291及び292の残部331及び332は、第2金属部材25に接合したままである。FIG. 2(c) shows the result of an electrical test conducted by peeling off the second metal member 25. As shown in FIG. The top aluminum sheets 31 1 and 31 2 that are part of the second aluminum sheets 29 1 and 29 2 remain bonded to the semiconductor members 23 1 and 23 2 , respectively. The remaining portions 33 1 and 33 2 of the second aluminum sheets 29 1 and 29 2 remain bonded to the second metal member 25 .

通電テストを行ったところ、半導体部材231と上面アルミシート311との間、半導体部材231と第1アルミシート271との間、及び、半導体部材231と半導体部材232との間は、通電しなかった。他方、上面アルミシート311と第1アルミシート271との間は、図2(a)の場合とは異なり通電した。同様に、上面アルミシート311と第1金属部材21との間及び上面アルミシート311と上面アルミシート312との間は、通電した。As a result of conducting an electrical test, it was found that between the semiconductor member 23 1 and the upper aluminum sheet 31 1 , between the semiconductor member 23 1 and the first aluminum sheet 27 1 , and between the semiconductor member 23 1 and the semiconductor member 23 2 . did not energize. On the other hand, between the upper aluminum sheet 31 1 and the first aluminum sheet 27 1 , unlike the case of FIG. 2(a), current was applied. Similarly, electricity was applied between the top aluminum sheet 31 1 and the first metal member 21 and between the top aluminum sheet 31 1 and the top aluminum sheet 31 2 .

このように、SiCチップの異なる面である第1面及び第2面のそれぞれに対して、無垢のアルミシートを利用して音エネルギーにより第1金属部材及び第2金属部材を接合することにより、第1面のアルミシートと第2面のアルミシートとの間にはSiCチップが存在するにもかかわらず、通電が検出された。Siチップであっても、無垢のアルミシートを利用して音エネルギーで複数の金属部材と接合することにより同様の通電結果が得られた。 In this way, by joining the first metal member and the second metal member to each of the first and second surfaces, which are different surfaces of the SiC chip, using sound energy using a solid aluminum sheet, Electricity was detected in spite of the presence of the SiC chip between the aluminum sheet on the first surface and the aluminum sheet on the second surface. Even with a Si chip, a similar energization result was obtained by joining a plurality of metal members with sound energy using a pure aluminum sheet.

接合部材と半導体部材の材料の組み合わせによっては、アルミシートの場合と同様に音エネルギーを利用した接合を行っても、半導体部材を介した通電が得られない場合も考えられる。例えば、発明者の現時点での実験では、SiチップでもSiCチップでも、無垢のアルミシートを利用した場合には、接合性も導電性も確認できている。また、銅シートでも、接合性及び導電性が認められた。他方、白金シートは、接合性がよいが、現時点では導電性は確認されていない。ただし、発明者のこの実験は、白金を使用した場合に、導電性を否定するものではないことに留意されたい。例えば、複数のSiCチップに対して、一部のSiCチップについてはアルミシートを利用し、他のSiCチップについては白金シートを利用して同様に接合処理を行うことにより、アルミシートを利用したSiCチップでは導電性を得、白金シートを利用したSiCチップでは導電性を得ないような接合処理を実現することができることを示している。スパッタ層を利用したり音エネルギーなどの接合条件を変えたりすることにより、同様に、複数のSiCチップの一部では導電性を得、残りのSiCチップでは導電性を得ないようなことも可能である。 Depending on the combination of the materials of the bonding member and the semiconductor member, even if bonding using sound energy is performed as in the case of aluminum sheets, there may be a case where electricity cannot be obtained through the semiconductor member. For example, in experiments conducted by the inventor at the present time, both Si chips and SiC chips have been confirmed to have good bondability and conductivity when solid aluminum sheets are used. Bondability and electrical conductivity were also observed in the copper sheet. On the other hand, platinum sheets have good bonding properties, but their electrical conductivity has not been confirmed at present. However, it should be noted that this experiment of the inventors does not deny conductivity when platinum is used. For example, for a plurality of SiC chips, aluminum sheets are used for some SiC chips, and platinum sheets are used for other SiC chips, and a similar bonding process is performed to obtain a SiC chip using aluminum sheets. It is shown that a bonding process can be realized in which the chip obtains conductivity and the SiC chip using the platinum sheet does not obtain conductivity. Similarly, by using a sputtered layer or changing bonding conditions such as sound energy, it is possible to obtain conductivity in some of the multiple SiC chips and not in the rest of the SiC chips. is.

このように、例えば、複数の半導体部材が存在する場合に、第1金属部材及び/第2金属部材を剥がした状態での第1接合部材と第2接合部材との間で、すべての半導体部材において通電するようにしてもよく、すべての半導体部材において通電しないようにしてもよく、一部の半導体部材において通電して他の半導体部材において通電しないようにしてもよい。 In this way, for example, when a plurality of semiconductor members are present, all the semiconductor members are separated between the first joining member and the second joining member in a state where the first metal member and/or the second metal member are peeled off. may be energized in all the semiconductor members, or may be energized in some semiconductor members and not energized in other semiconductor members.

図3は、複数の階層を備える接合半導体装置の例を示す。図3では、半導体部材1081は半導体チップ1031及び1041を含み、半導体部材1082は半導体チップ1032及び1042を含む。図3では、各半導体部材において複数の半導体チップが上下に存在している。FIG. 3 shows an example of a junction semiconductor device with multiple levels. In FIG. 3, semiconductor member 108 1 includes semiconductor chips 103 1 and 104 1 , and semiconductor member 108 2 includes semiconductor chips 103 2 and 104 2 . In FIG. 3, a plurality of semiconductor chips exist above and below each semiconductor member.

半導体部材1081において下に位置する半導体チップ1031は、その下面に、第1接合部材1091を介して第1金属部材101が接合している。半導体部材1081において上に位置する半導体チップ1041は、その上面に、第2接合部材1131を介して第2金属部材107が接合している。半導体チップ1031の上面と半導体チップ1041の下面は、第3接合部材1111を介して接合している。The first metal member 101 is bonded to the lower surface of the semiconductor chip 103 1 positioned below the semiconductor member 108 1 via the first bonding member 109 1 . The semiconductor chip 104 1 located above the semiconductor member 108 1 has its upper surface joined to the second metal member 107 via the second joining member 113 1 . The upper surface of the semiconductor chip 103 1 and the lower surface of the semiconductor chip 104 1 are joined via the third joint member 111 1 .

半導体部材1082において下に位置する半導体チップ1032は、その下面に、第1接合部材1092を介して第1金属部材101が接合している。半導体部材1082において上に位置する半導体チップ1042は、その上面に、第2接合部材1132を介して第2金属部材107が接合している。半導体チップ1032の上面と半導体チップ1042の下面は、第3接合部材1112を介して接合している。The first metal member 101 is bonded to the lower surface of the semiconductor chip 103 2 positioned below the semiconductor member 108 2 via the first bonding member 109 2 . The second metal member 107 is bonded to the upper surface of the semiconductor chip 104 2 positioned above the semiconductor member 108 2 via the second bonding member 113 2 . The upper surface of the semiconductor chip 103 2 and the lower surface of the semiconductor chip 104 2 are joined via the third joint member 111 2 .

半導体チップ1031、1041、1032及び1042の各面の接合処理は、同時に行ってもよく、別々に行ってもよい。The bonding processes on the surfaces of the semiconductor chips 103 1 , 104 1 , 103 2 and 104 2 may be performed simultaneously or separately.

半導体チップ1041には、電極1051及び1053が形成されている。半導体チップ1042には、電極1052及び1054が形成されている。Electrodes 105 1 and 105 3 are formed on the semiconductor chip 104 1 . Electrodes 105 2 and 105 4 are formed on the semiconductor chip 104 2 .

実験では、半導体チップ1031、1032、1041及び1042としてSiCチップを利用した。In the experiment, SiC chips were used as the semiconductor chips 103 1 , 103 2 , 104 1 and 104 2 .

最初の実験は、第1金属部材101及び第2金属部材107がNiめっき銅板であり、第1接合部材109、第2接合部材113、第3接合部材111がアルミシートであり、電極105がアルミ電極である場合である。図3(c)及び(d)は、実際に作成したものの断面図及びその拡大図である。この場合、第1金属部材101と第2金属部材107との間、第1金属部材101と電極1051との間、第2金属部材107と電極1051との間及び電極1053と電極1052との間では通電を確認した。他方、半導体チップ1031と第1金属部材101との間、半導体チップ1031と第2金属部材107との間、半導体チップ1031と電極1051との間、半導体チップ1031と1032の間では、通電を確認できなかった。In the first experiment, the first metal member 101 and the second metal member 107 were Ni-plated copper plates, the first joint member 109, the second joint member 113, and the third joint member 111 were aluminum sheets, and the electrode 105 was made of aluminum. This is the case when it is an electrode. FIGS. 3(c) and 3(d) are a cross-sectional view and an enlarged view of the actually produced one. In this case, between the first metal member 101 and the second metal member 107, between the first metal member 101 and the electrode 105 1 , between the second metal member 107 and the electrode 105 1 , and between the electrode 105 3 and the electrode 105 I confirmed the electricity between 2 . On the other hand, between the semiconductor chip 103 1 and the first metal member 101, between the semiconductor chip 103 1 and the second metal member 107, between the semiconductor chip 103 1 and the electrode 105 1 , between the semiconductor chips 103 1 and 103 2 Couldn't confirm power supply.

次の実験は、第1金属部材101及び第2金属部材107がアルミ板であり、第1接合部材109、第2接合部材113、第3接合部材111がアルミシートであり、電極105がアルミ電極である場合である。この場合も、同様に、第1金属部材101と第2金属部材107との間、第1金属部材101と電極1051との間、第2金属部材107と電極1051との間及び電極1053と電極1052との間では通電を確認した。他方、半導体チップ1031と第1金属部材101との間、半導体チップ1031と第2金属部材107との間、半導体チップ1031と電極1051との間、半導体チップ1031と1032の間では、通電を確認できなかった。In the next experiment, the first metal member 101 and the second metal member 107 were aluminum plates, the first joint member 109, the second joint member 113, and the third joint member 111 were aluminum sheets, and the electrode 105 was an aluminum electrode. is the case. In this case, similarly, between the first metal member 101 and the second metal member 107, between the first metal member 101 and the electrode 105 1 , between the second metal member 107 and the electrode 105 1 and between the electrode 105 Electricity was confirmed between 3 and electrode 105 2 . On the other hand, between the semiconductor chip 103 1 and the first metal member 101, between the semiconductor chip 103 1 and the second metal member 107, between the semiconductor chip 103 1 and the electrode 105 1 , between the semiconductor chips 103 1 and 103 2 Couldn't confirm power supply.

このように、半導体チップ自体は通電しなくても、半導体チップに電極を設けることにより通電を得ることができる。 Thus, even if the semiconductor chip itself does not conduct electricity, electricity can be obtained by providing the electrodes on the semiconductor chip.

図4は、複数の階層を備える接合半導体装置の他の例を示す。例えば、図1(f)及び(g)では、第1金属部材1に接合した状態の半導体部材3に対して、第2金属部材5を接合している。同様の接合処理によって、第2金属部材5に対して、さらに半導体部材を接合して、さらに金属部材を接合させることにより、複数の階層を備える接合半導体装置を作成することができる。 FIG. 4 shows another example of a junction semiconductor device with multiple layers. For example, in FIGS. 1(f) and 1(g), the second metal member 5 is joined to the semiconductor member 3 joined to the first metal member 1. As shown in FIG. A bonded semiconductor device having a plurality of layers can be produced by bonding a semiconductor member to the second metal member 5 by a similar bonding process, and further bonding a metal member.

図4(a)を参照して、第1金属部材41は、放熱・吸熱を目的とした部材である。例えば、Niめっき銅板、銅板などである。 Referring to FIG. 4(a), the first metal member 41 is a member intended for heat dissipation and heat absorption. For example, it is a Ni-plated copper plate, a copper plate, or the like.

図4(b)を参照して、第1接合部材を利用して、第1金属部材41の上に、一つ又は複数の半導体部材43を接合する。半導体部材43は、例えば、SiCチップ、Siチップである。第1接合部材は、例えばアルミシートである。半導体部材43と第1金属部材41との間に第1接合部材を挟んだ3次元構造の異種材料間音波接合を行う。半導体部材43と第1金属部材41は、大気中常温の環境で音エネルギーのみで原子が励起されてジョイントする。図4(b)では、4つの半導体部材431、432、433及び434を、マルチ材料間の溶解拡散接合で一括接合する。なお、第1接合部材は、複数の半導体部材に共通のものを使用してもよく、異なるものを使用してもよい。Referring to FIG. 4B, one or more semiconductor members 43 are bonded onto the first metal member 41 using the first bonding member. The semiconductor member 43 is, for example, a SiC chip or a Si chip. The first joint member is, for example, an aluminum sheet. Acoustic bonding between dissimilar materials having a three-dimensional structure in which the first bonding member is sandwiched between the semiconductor member 43 and the first metal member 41 is performed. The semiconductor member 43 and the first metal member 41 are jointed by the atoms being excited only by the sound energy in the ambient temperature environment. In FIG. 4B, four semiconductor members 43 1 , 43 2 , 43 3 and 43 4 are collectively joined by dissolution diffusion joining between multi-materials. It should be noted that the first bonding member may be common to a plurality of semiconductor members, or may be different.

図4(c)を参照して、第2金属部材45を、第2接合部材を利用して半導体部材43に接続する。半導体部材43は、上下に、第1金属部材41及び第2金属部材45が両面接合する。なお、第2接合部材は、複数の半導体部材に共通のものを使用してもよく、異なるものを使用してもよい。 Referring to FIG. 4(c), the second metal member 45 is connected to the semiconductor member 43 using the second joining member. The semiconductor member 43 has the first metal member 41 and the second metal member 45 bonded on both sides thereof. It should be noted that the second bonding member may be common to the plurality of semiconductor members, or may be different.

図4(d)を参照して、第3接合部材を利用して、第2金属部材45の上に、一つ又は複数の半導体部材47を接合する。半導体部材47は、例えば、SiCチップ、Siチップなどである。第3接合部材は、例えばアルミシートである。半導体部材47と第2金属部材45との間に第3接合部材を挟んだ3次元構造の異種材料間音波接合を行う。半導体部材47と第2金属部材45は、大気中常温の環境で音エネルギーのみで原子が励起されてジョイントする。図4(d)では、4つの半導体部材471、472、473及び474を、マルチ材料間の溶解拡散接合で一括接合する。なお、第3接合部材は、複数の半導体部材に共通のものを使用してもよく、異なるものを使用してもよい。Referring to FIG. 4D, one or more semiconductor members 47 are bonded onto the second metal member 45 using the third bonding member. The semiconductor member 47 is, for example, a SiC chip, a Si chip, or the like. The third joint member is, for example, an aluminum sheet. A third bonding member is interposed between the semiconductor member 47 and the second metal member 45 to perform sonic bonding between dissimilar materials in a three-dimensional structure. The semiconductor member 47 and the second metal member 45 are joined to each other by excitation of atoms only by sound energy in an ambient room temperature environment. In FIG. 4(d), four semiconductor members 47 1 , 47 2 , 47 3 and 47 4 are collectively joined by dissolution diffusion joining between multi-materials. In addition, the third joint member may be common to a plurality of semiconductor members, or may be different.

図4(e)を参照して、第3金属部材49を、第4接合部材を利用して半導体部材47に接続する。半導体部材47は、上下に、第2金属部材45及び第3金属部材49が両面接合する。なお、第4接合部材は、複数の半導体部材に共通のものを使用してもよく、異なるものを使用してもよい。 Referring to FIG. 4(e), the third metal member 49 is connected to the semiconductor member 47 using the fourth joining member. The semiconductor member 47 has a second metal member 45 and a third metal member 49 which are joined on both sides thereof. It should be noted that the fourth bonding member may be common to a plurality of semiconductor members, or may be different.

図5を参照して、具体的に説明する。 A specific description will be given with reference to FIG.

図5(a)を参照して、第1金属部材51、第2金属部材55及び第3金属部材59は、例えば、Cu板、NiめっきCu板などである。半導体部材531及び532並びに571及び572は、例えば、Siチップ、SiCチップなどである。Referring to FIG. 5A, the first metal member 51, the second metal member 55 and the third metal member 59 are, for example, a Cu plate, a Ni-plated Cu plate, or the like. The semiconductor members 53 1 and 53 2 and 57 1 and 57 2 are Si chips, SiC chips, or the like, for example.

半導体部材531は、第1接合部材611及び第2接合部材631を利用して、それぞれ、下及び上に、第1金属部材51及び第2金属部材55が両面接合されている。半導体部材532は、第1接合部材612及び第2接合部材632を利用して、それぞれ、下及び上に、第1金属部材51及び第2金属部材55が両面接合されている。The semiconductor member 53 1 has a first metal member 51 and a second metal member 55 bonded on both sides using a first bonding member 61 1 and a second bonding member 63 1 , respectively. The semiconductor member 53 2 has the first metal member 51 and the second metal member 55 bonded on both sides using the first bonding member 61 2 and the second bonding member 63 2 , respectively.

半導体部材571は、第3接合部材651及び第4接合部材671を利用して、それぞれ、下及び上に、第2金属部材55及び第3金属部材59が両面接合されている。半導体部材572は、第3接合部材652及び第4接合部材672を利用して、それぞれ、下及び上に、第2金属部材55及び第3金属部材59が両面接合されている。The semiconductor member 57 1 has a second metal member 55 and a third metal member 59 bonded on both sides using a third bonding member 65 1 and a fourth bonding member 67 1 , respectively. The semiconductor member 57 2 has a second metal member 55 and a third metal member 59 bonded on both sides using a third bonding member 65 2 and a fourth bonding member 67 2 , respectively.

半導体部材531、532、571及び572は、全部が通電しないように接合されていてもよく、全部が通電するように接合されていてもよく、一部が通電して残部は通電しないように接合されていてもよい。The semiconductor members 53 1 , 53 2 , 57 1 and 57 2 may be joined so as not to conduct electricity entirely, or may be joined so that they all conduct electricity. It may be joined so as not to

図5(b)を参照して、従来は、線711にあるように、必要な精度で半導体部材をカットできなかった。そのため、設計に不要な制限が生じ、さらに、前処理及び後処理が必要になっていた。それに対し、発明者により高精度なカッターが実現でき(特願2020-125474参照)、線712にあるように半導体部材を含めてカットできるようになった。これにより、前処理及び後処理の一部又は全部を省略して、シンプルな工程によって接合半導体装置を作成することができることとなった。Referring to FIG. 5(b), conventionally, the semiconductor member could not be cut with the necessary accuracy as indicated by line 71 1 . This imposes unnecessary restrictions on the design and additionally requires pre- and post-processing. On the other hand, the inventor has realized a highly accurate cutter (see Japanese Patent Application No. 2020-125474), and it has become possible to cut including the semiconductor member as indicated by line 71 2 . As a result, part or all of the pretreatment and posttreatment can be omitted, and the bonded semiconductor device can be manufactured through simple steps.

図6及び図7は、発明者が実際に作成した接合半導体装置を示す。 6 and 7 show a junction semiconductor device actually produced by the inventor.

図6(a)は、SiCチップの上下にNiめっき銅板のヒートシンクを両面接合した両面ダイボンドの内部構造のイメージを示す。4個のSiCチップ(SiC Chip)161が、2面のNiめっき銅板(Nickel-plated copper plate)163及び165の間に両面ダイボンドされたSiCパッケージである。 FIG. 6A shows an image of the internal structure of a double-sided die bond in which heat sinks made of Ni-plated copper plates are bonded on both sides of a SiC chip. Four SiC chips (SiC Chips) 161 are a SiC package double-sided die-bonded between two Ni-plated copper plates (Nickel-plated copper plates) 163 and 165 .

図6(b)は、音波接合による両面ダイボンド後のものである。図6(c)は、音波両面接合の断面の観察例である。図6(d)は、図6(c)の接合部の拡大である。異種材料を重ねた「3DB(3D structure sound bonding)&DMB(Different Materials Bonding)」接合が実現されている。SiCチップ171とNiめっき銅板(ヒートシンク)(Nickel-plated copper plate (Joint marked surface))167及び169の間にアルミシート173及び175を挟み、SiCチップ171の両面接合を実現する。音エネルギーのみで接合でき、接着剤や金属ペーストの加熱が不要である。ヒートショックテスト(―50~600℃)をクリアし、各チップの水平押し接合強度は500N以上であった。これは、大気中常温接合で実現でき、接合のエネルギー源は電気とエアーのみであり、デスクトップ接合である。 FIG. 6(b) is after double-sided die-bonding by sonic bonding. FIG. 6(c) is an observation example of a cross-section of sonic double-sided bonding. FIG. 6(d) is an enlarged view of the junction of FIG. 6(c). "3DB (3D structure sound bonding) & DMB (Different Materials Bonding)" bonding is realized by layering different materials. Aluminum sheets 173 and 175 are sandwiched between the SiC chip 171 and Ni-plated copper plates (joint marked surfaces) 167 and 169 to achieve double-sided bonding of the SiC chip 171 . It can be joined only by sound energy and does not require heating of adhesives or metal pastes. The heat shock test (-50 to 600°C) was cleared, and the horizontal pressing bonding strength of each chip was 500N or more. This can be realized by normal temperature bonding in the air, the energy sources for bonding are only electricity and air, and desktop bonding is used.

図7(a)は、SiCチップの上下に銅板のヒートシンクを両面接合した両面ダイボンドの内部構造のイメージを示す。4個のSiCチップ(SiC Chip)181が、2面の銅板(Copper plate)183及び185の間に両面ダイボンドされたSiCパッケージである。 FIG. 7(a) shows an image of the internal structure of double-sided die bonding in which heat sinks made of copper plates are bonded on both sides of a SiC chip. Four SiC chips (SiC Chips) 181 are double-sided die-bonded SiC packages between two copper plates (Copper plates) 183 and 185 .

図7(b)は、音波接合による一面のダイボンド後のものである。アルミシート191を用いて4つのSiCチップ187が銅板189に接合されている。SiCチップは、一辺が5.0mmの正方形で、厚さt=0.35mmである。アルミシートは、厚さt=100μmである。銅板は、20mm×30mmの長方形であり、厚さt=2mmである。図7(b)の状態に対して、銅板193を重ねて接合する。図7(c)は、音波接合による両面ダイボンド後のものである。 FIG. 7(b) shows one surface after die bonding by sonic bonding. Four SiC chips 187 are bonded to a copper plate 189 using an aluminum sheet 191 . The SiC chip is a square with a side of 5.0 mm and a thickness t=0.35 mm. The aluminum sheet has a thickness t=100 μm. The copper plate is a rectangle of 20mm x 30mm and has a thickness t = 2mm. A copper plate 193 is overlapped and joined to the state of FIG. 7(b). FIG. 7(c) is after double-sided die-bonding by sonic bonding.

図7(d)は、音波両面接合の断面の観察例である。図7(e)は、図7(d)の接合部の拡大である。SiCチップ187と銅板189及び193の間にアルミシート191及び195を挟み、SiCチップ187の両面接合を実現する。3D構造の異種材料間音波接合であり、大気中常温の環境で音エネルギーのみで原子が励起されジョイントされる複数材料間の溶解拡散接合である。ヒートショックテスト(―50~600℃)をクリアし、各チップの水平押し接合強度は500N以上であった。 FIG. 7(d) is an observation example of a cross-section of sonic double-sided bonding. FIG. 7(e) is an enlarged view of the junction of FIG. 7(d). Aluminum sheets 191 and 195 are sandwiched between the SiC chip 187 and the copper plates 189 and 193 to achieve double-sided bonding of the SiC chip 187 . It is sonic bonding between dissimilar materials with a 3D structure, and dissolution-diffusion bonding between multiple materials in which atoms are excited and joined only by sound energy in an ambient room temperature environment. The heat shock test (-50 to 600°C) was cleared, and the horizontal pressing bonding strength of each chip was 500N or more.

1,21,41,51,81,101 第1金属部材、3,13,23,43,47,53,57,108 半導体部材、5,25,45,55,85,107 第2金属部材、6 接合装置、7 加圧部、8 共振部、9 振動子、11 金属部材、15 接合部材、17,89 アルミスパッタ層、27 第1アルミシート、29 第2アルミシート、31 上面アルミシート、33 残部、49,59 第3金属部材、61 第1接合部材、63 第2接合部材、65 第3接合部材、67 第4接合部材、71 線、83,161,171,181,187 SiCチップ、87 チタンスパッタ層、91,93 アルミシート、103,104 半導体チップ、105 電極、109 第1接合部材、111 第3接合部材、113 第2接合部材、163,165,167,169 Niめっき銅板、173,175,191,195 アルミシート、183,185,189,193 銅板 1, 21, 41, 51, 81, 101 first metal member, 3, 13, 23, 43, 47, 53, 57, 108 semiconductor member, 5, 25, 45, 55, 85, 107 second metal member, 6 bonding device 7 pressure unit 8 resonance unit 9 vibrator 11 metal member 15 bonding member 17, 89 aluminum sputter layer 27 first aluminum sheet 29 second aluminum sheet 31 top aluminum sheet 33 remainder, 49, 59 third metal member, 61 first joint member, 63 second joint member, 65 third joint member, 67 fourth joint member, 71 wire, 83, 161, 171, 181, 187 SiC chip, 87 Titanium sputter layer 91, 93 Aluminum sheet 103, 104 Semiconductor chip 105 Electrode 109 First joint member 111 Third joint member 113 Second joint member 163, 165, 167, 169 Ni-plated copper plate 173, 175, 191, 195 aluminum sheet, 183, 185, 189, 193 copper plate

Claims (5)

半導体部材に第1金属部材及び第2金属部材を接合して接合半導体装置を作成する接合方法であって、
前記半導体部材は、半導体チップであり、
前記半導体チップは、SiCチップ又はSiチップであり、
接合装置が、音エネルギーを利用して、前記半導体チップの異なる面に前記第1金属部材及び前記第2金属部材を接合して前記接合半導体装置を作成する接合ステップを含み、
接合ステップにおいて、前記接合装置は、前記半導体チップと前記第1金属部材との間に第1接合部材を挟み、前記半導体チップと前記第2金属部材との間に第2接合部材を挟んで、前記音エネルギーを利用して前記半導体チップに前記第1金属部材及び前記第2金属部材を接合し、
前記第1接合部材及び前記第2接合部材は、前記音エネルギーを利用した複数材料間の接合に用いられる接合部材であ
前記接合半導体装置において、
前記第1接合部材と前記半導体チップ自体との間は通電せず、
前記第2接合部材と前記半導体チップ自体との間は通電せず、
前記第1接合部材及び前記第2接合部材との間は前記半導体チップを経由して通電する、接合方法。
A bonding method for manufacturing a bonded semiconductor device by bonding a first metal member and a second metal member to a semiconductor member,
The semiconductor member is a semiconductor chip,
The semiconductor chip is a SiC chip or a Si chip,
a bonding apparatus utilizing sound energy to bond the first metal member and the second metal member to different surfaces of the semiconductor chip to form the bonded semiconductor device;
In the bonding step, the bonding apparatus sandwiches a first bonding member between the semiconductor chip and the first metal member, sandwiches a second bonding member between the semiconductor chip and the second metal member, bonding the first metal member and the second metal member to the semiconductor chip using the sound energy;
The first joint member and the second joint member are joint members used for joining a plurality of materials using the sound energy,
In the junction semiconductor device,
no current is passed between the first bonding member and the semiconductor chip itself;
no current is passed between the second bonding member and the semiconductor chip itself,
The bonding method , wherein electricity is passed through the semiconductor chip between the first bonding member and the second bonding member .
前記第1接合部材及び前記第2接合部材は、前記音エネルギーを利用した複数材料間の接合に用いられる金属である、請求項1記載の接合方法。 2. The joining method according to claim 1, wherein said first joining member and said second joining member are metals used for joining a plurality of materials using said sound energy. 前記第1接合部材は、アルミ及び/又は銅であり、
前記第2接合部材は、アルミ及び/又は銅である、請求項1又は2に記載の接合方法。
the first joining member is aluminum and/or copper,
3. The joining method according to claim 1, wherein said second joining member is aluminum and/or copper.
前記半導体チップは、前記第1金属部材及び前記第2金属部材を接合する面とは異なる場所に電極を備え、
前記電極は、前記接合半導体装置において前記半導体チップを経由して前記第1金属部材と通電する、請求項1から3のいずれかに記載の接合方法。
the semiconductor chip includes an electrode at a location different from a surface on which the first metal member and the second metal member are bonded;
4. The bonding method according to claim 1, wherein said electrode is electrically connected to said first metal member via said semiconductor chip in said bonded semiconductor device.
前記半導体部材は、複数の半導体チップを含み、
前記複数の半導体チップは、第1半導体チップと、第2半導体チップを含み
前記半導体チップは、SiCチップ又はSiチップであり、
前記接合ステップにおいて、接合装置は、音エネルギーを利用して、
前記第1半導体チップと前記第2半導体チップとを、直接に又はこれらの間に他の一つ又は複数の半導体チップがある状態で接合し、
第1半導体チップと前記第1金属部材との間に第1接合部材を挟んだ状態で、前記第1半導体チップに前記第1金属部材を接合し、
第2半導体チップと前記第2金属部材との間に第2接合部材を挟んだ状態で、前記第2半導体チップに前記第2金属部材を接合して前記接合半導体装置を作成し、
記接合半導体装置において、前記第1金属部材及び前記第2金属部材との間は、前記半導体部材を経由して通電するものである、請求項1記載の接合方法。
The semiconductor member includes a plurality of semiconductor chips,
the plurality of semiconductor chips includes a first semiconductor chip and a second semiconductor chip ;
The semiconductor chip is a SiC chip or a Si chip,
In the bonding step, the bonding device utilizes sound energy to
bonding the first semiconductor chip and the second semiconductor chip directly or with one or more other semiconductor chips interposed therebetween;
bonding the first metal member to the first semiconductor chip with the first bonding member sandwiched between the first semiconductor chip and the first metal member;
making the bonded semiconductor device by bonding the second metal member to the second semiconductor chip with the second bonding member sandwiched between the second semiconductor chip and the second metal member;
2. The bonding method according to claim 1, wherein in said bonded semiconductor device, electricity is passed through said semiconductor member between said first metal member and said second metal member .
JP2022510862A 2020-10-30 2021-10-29 Bonding method, bonded semiconductor device and semiconductor member Active JP7261936B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2020183148 2020-10-30
JP2020183148 2020-10-30
PCT/JP2021/040126 WO2022092291A1 (en) 2020-10-30 2021-10-29 Bonding method, bonded semiconductor device and semiconductor member

Publications (3)

Publication Number Publication Date
JPWO2022092291A1 JPWO2022092291A1 (en) 2022-05-05
JPWO2022092291A5 JPWO2022092291A5 (en) 2022-10-11
JP7261936B2 true JP7261936B2 (en) 2023-04-20

Family

ID=81382665

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2022510862A Active JP7261936B2 (en) 2020-10-30 2021-10-29 Bonding method, bonded semiconductor device and semiconductor member

Country Status (2)

Country Link
JP (1) JP7261936B2 (en)
WO (1) WO2022092291A1 (en)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005303018A (en) 2004-04-13 2005-10-27 Fuji Electric Holdings Co Ltd Semiconductor device
JP2006216940A (en) 2005-01-07 2006-08-17 Toshiba Corp Semiconductor device
JP2007250566A (en) 2006-03-13 2007-09-27 Toshiba Corp Semiconductor device and its fabrication process
JP2012235081A (en) 2011-04-19 2012-11-29 Toyota Motor Corp Semiconductor device and manufacturing method of the same
JP2016203251A (en) 2014-12-04 2016-12-08 株式会社アルテクス Metal joining method and metal joint structure
JP2019033226A (en) 2017-08-09 2019-02-28 三菱電機株式会社 Semiconductor device
WO2020071138A1 (en) 2018-10-02 2020-04-09 株式会社デンソー Semiconductor device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57138146A (en) * 1981-02-20 1982-08-26 Hitachi Ltd Attaching method for pellet

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005303018A (en) 2004-04-13 2005-10-27 Fuji Electric Holdings Co Ltd Semiconductor device
JP2006216940A (en) 2005-01-07 2006-08-17 Toshiba Corp Semiconductor device
JP2007250566A (en) 2006-03-13 2007-09-27 Toshiba Corp Semiconductor device and its fabrication process
JP2012235081A (en) 2011-04-19 2012-11-29 Toyota Motor Corp Semiconductor device and manufacturing method of the same
JP2016203251A (en) 2014-12-04 2016-12-08 株式会社アルテクス Metal joining method and metal joint structure
JP2019033226A (en) 2017-08-09 2019-02-28 三菱電機株式会社 Semiconductor device
WO2020071138A1 (en) 2018-10-02 2020-04-09 株式会社デンソー Semiconductor device

Also Published As

Publication number Publication date
WO2022092291A1 (en) 2022-05-05
JPWO2022092291A1 (en) 2022-05-05

Similar Documents

Publication Publication Date Title
JP4803088B2 (en) Thermoelectric module and method for manufacturing the same
KR102636795B1 (en) Copper ceramic substrate, copper semi-finished product for manufacturing copper ceramic substrate, and manufacturing method of copper ceramic substrate
WO2016199621A1 (en) Manufacturing method for power semiconductor device, and power semiconductor device
JP4894528B2 (en) Wiring bonding method of semiconductor element
JP2012099794A5 (en) Power semiconductor module and manufacturing method thereof
WO2006129690A1 (en) Substrate for led and led package
JP2013051366A (en) Power module and manufacturing method of the same
TW200842725A (en) Electronic interface apparatus and method and system for manufacturing same
TW201125173A (en) Substrate for mounting light-emitting element and method for producing same
JP2014056917A (en) Power semiconductor device and power semiconductor device manufacturing method
WO2007129496A1 (en) Electronic component and method for manufacturing same
JP6879532B2 (en) Joining method and joining structure
JP6627600B2 (en) Power module manufacturing method
JP5733092B2 (en) Semiconductor device and manufacturing method thereof
JP7261936B2 (en) Bonding method, bonded semiconductor device and semiconductor member
JP2016203251A (en) Metal joining method and metal joint structure
JP6091443B2 (en) Semiconductor module
JP7008236B2 (en) Power module board and its manufacturing method
JP7008239B2 (en) Insulated circuit board and its manufacturing method
JP2008172106A (en) Piezoelectric fan device and manufacturing method thereof
JP6406983B2 (en) Semiconductor device and manufacturing method thereof
JP2014222729A (en) Method and apparatus for manufacturing semiconductor device
JP2021072425A (en) Terminal and manufacturing method thereof
JP2008103382A (en) Semiconductor device and manufacturing method thereof
JP2005347684A (en) Semiconductor device

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220217

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220217

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20220217

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20220218

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20220615

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220808

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20221107

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20230106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230210

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230309

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20230407

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230410

R150 Certificate of patent or registration of utility model

Ref document number: 7261936

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350