JP6907893B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP6907893B2
JP6907893B2 JP2017215889A JP2017215889A JP6907893B2 JP 6907893 B2 JP6907893 B2 JP 6907893B2 JP 2017215889 A JP2017215889 A JP 2017215889A JP 2017215889 A JP2017215889 A JP 2017215889A JP 6907893 B2 JP6907893 B2 JP 6907893B2
Authority
JP
Japan
Prior art keywords
terminal
joint
circuit pattern
stress relaxation
solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017215889A
Other languages
Japanese (ja)
Other versions
JP2019087676A (en
Inventor
篤人 木村
篤人 木村
洋史 湯口
洋史 湯口
音部 優里
優里 音部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyota Industries Corp
Original Assignee
Toyota Industries Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toyota Industries Corp filed Critical Toyota Industries Corp
Priority to JP2017215889A priority Critical patent/JP6907893B2/en
Publication of JP2019087676A publication Critical patent/JP2019087676A/en
Application granted granted Critical
Publication of JP6907893B2 publication Critical patent/JP6907893B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、半導体装置に関するものである。 The present invention relates to a semiconductor device.

半導体装置において端子の取り出し構造として端子の基端部をパッドと接続した後に先端側を折り曲げる技術がある(例えば特許文献1)。 As a terminal extraction structure in a semiconductor device, there is a technique of connecting the base end portion of a terminal to a pad and then bending the tip end side (for example, Patent Document 1).

実開平3−122550号公報Jikkenhei 3-122550 Gazette

ところで、図9(a),(b),(c)に示すように、基板200の回路パターン201に端子(金属板)202の基端部203を、はんだ付けした後に、図10(a),(b),(c)に示すように、端子202の先端204を折り曲げて接続部を形成する。この場合、端子202と回路パターン201との間の、はんだ接合部P10に応力集中し、はんだ205にクラックが発生する懸念がある。 By the way, as shown in FIGS. 9A, 9B, and 9C, after soldering the base end portion 203 of the terminal (metal plate) 202 to the circuit pattern 201 of the substrate 200, FIG. , (B), (c), the tip 204 of the terminal 202 is bent to form a connecting portion. In this case, there is a concern that stress is concentrated on the solder joint P10 between the terminal 202 and the circuit pattern 201, causing cracks in the solder 205.

本発明の目的は、端子と回路パターンとの接合部に加わる応力を緩和することができる半導体装置を提供することにある。 An object of the present invention is to provide a semiconductor device capable of relieving stress applied to a joint between a terminal and a circuit pattern.

請求項1に記載の発明では、回路パターンが形成されるとともに半導体素子が実装された基板と、前記回路パターンに基端部が接合されるとともに先端が前記回路パターンと反対側へ折り曲げられている端子と、を備えた半導体装置であって、前記端子における前記回路パターンとの接合部の先端側端部に応力緩和部を有することを要旨とする。 In the invention according to claim 1, the substrate on which the semiconductor element is mounted while the circuit pattern is formed, the base end portion is joined to the circuit pattern, and the tip is bent to the opposite side to the circuit pattern. It is a semiconductor device provided with a terminal, and the gist is that the terminal has a stress relaxation portion at the distal end side of the junction with the circuit pattern.

請求項1に記載の発明によれば、端子における回路パターンとの接合部の先端側端部に応力緩和部を有するので、端子の折り曲げの際の端子と回路パターンとの接合部に加わる応力を緩和することができる。 According to the first aspect of the present invention, since the stress relaxation portion is provided at the tip end side of the joint portion of the terminal with the circuit pattern, the stress applied to the joint portion between the terminal and the circuit pattern at the time of bending the terminal is applied. It can be relaxed.

請求項2に記載のように、請求項1に記載の半導体装置において、前記端子における前記回路パターンとの接合エリアを、前記端子の延びる方向において、通電用接合部と、応力緩和部としての応力緩和用接合部とに分割してなるとよい。 As described in claim 2, in the semiconductor device according to claim 1, the stress as the current-carrying joint and the stress relaxation portion in the junction area of the terminal with the circuit pattern in the extending direction of the terminal. It is preferable to divide it into a relaxation joint.

請求項3に記載のように、請求項2に記載の半導体装置において、前記基板には、レジストが、前記通電用接合部と前記応力緩和用接合部との間に形成されているとよい。
請求項4に記載のように、請求項1に記載の半導体装置において、前記応力緩和部は、前記端子に形成され接合材が入る応力緩和用ノッチであるとよい。
As described in claim 3, in the semiconductor device according to claim 2, it is preferable that a resist is formed on the substrate between the current-carrying joint and the stress relaxation joint.
As described in claim 4, in the semiconductor device according to claim 1, the stress relaxation portion may be a stress relaxation notch formed in the terminal and into which a joining material is inserted.

請求項5に記載のように、請求項1〜4のいずれか1項に記載の半導体装置において、前記端子に、折り曲げ用ノッチが、前記回路パターンと反対側で前記応力緩和部より先端側に形成されているとよい。 As described in claim 5, in the semiconductor device according to any one of claims 1 to 4, a bending notch is provided in the terminal on the side opposite to the circuit pattern and on the tip side from the stress relaxation portion. It should be formed.

本発明によれば、端子と回路パターンとの接合部に加わる応力を緩和することができる。 According to the present invention, the stress applied to the joint between the terminal and the circuit pattern can be relaxed.

(a)は第1の実施形態における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device according to the first embodiment, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は第1の実施形態における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device according to the first embodiment, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は製造工程を説明するための半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of a semiconductor device for explaining a manufacturing process, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of a joint portion. (a)は製造工程を説明するための半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of a semiconductor device for explaining a manufacturing process, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of a joint portion. (a)は別例における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device in another example, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は第2の実施形態における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device according to the second embodiment, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は第2の実施形態における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device according to the second embodiment, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は別例における半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device in another example, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion. (a)は半導体装置の一部平面図、(b)は(a)のA−A線での断面図、(c)は接合部分における断面図。(A) is a partial plan view of the semiconductor device, (b) is a cross-sectional view taken along the line AA of (a), and (c) is a cross-sectional view of the joint portion.

(第1の実施形態)
以下、本発明を具体化した一実施形態を図面に従って説明する。
なお、図面において、水平面を、直交するX,Y方向で規定するとともに、上下方向をZ方向で規定している。
(First Embodiment)
Hereinafter, an embodiment embodying the present invention will be described with reference to the drawings.
In the drawings, the horizontal plane is defined in the orthogonal X and Y directions, and the vertical direction is defined in the Z direction.

図2(a),(b),(c)に示すように、半導体装置10は、基板20と端子50を備えている。基板20として、例えば、銅よりなる金属板の上面に絶縁層が形成された絶縁基板に、銅よりなる導体パターンが形成されているものを用いることができる。半導体装置10は、例えば、パワーモジュールである。 As shown in FIGS. 2A, 2B, and 2C, the semiconductor device 10 includes a substrate 20 and terminals 50. As the substrate 20, for example, an insulating substrate having an insulating layer formed on the upper surface of a metal plate made of copper and having a conductor pattern made of copper can be used. The semiconductor device 10 is, for example, a power module.

基板20は、回路パターン(導体パターン)30が形成されている。回路パターン30は、帯状をなし、X方向に延びている。回路パターン30に半導体素子40が、はんだS3による、はんだ付けにより実装されている。半導体素子40として例えば縦型パワートランジスタを用いることができ、これによりパワーモジュールを構成することができる。 A circuit pattern (conductor pattern) 30 is formed on the substrate 20. The circuit pattern 30 has a band shape and extends in the X direction. The semiconductor element 40 is mounted on the circuit pattern 30 by soldering with solder S3. For example, a vertical power transistor can be used as the semiconductor element 40, whereby a power module can be configured.

回路パターン30の端部において端子50の基端部51が、はんだS1による、はんだ付けにより回路パターン30に接合され、通電用接合部60を形成している。端子50は帯板状の金属板よりなる。例えば端子50として銅板を用いることができる。 At the end of the circuit pattern 30, the base end 51 of the terminal 50 is joined to the circuit pattern 30 by soldering with the solder S1 to form a current-carrying joint 60. The terminal 50 is made of a strip-shaped metal plate. For example, a copper plate can be used as the terminal 50.

また、端子50の先端52がZ方向に折り曲げられ、回路パターン30と反対側へ折り曲げられた構成となっている。つまり、図1(a),(b),(c)に示すように、端子50が水平面でのX方向にまっすぐ延びる状態において基端部51が回路パターン30に、はんだ付けされて接合され、この状態から、端子50の先端52がZ方向に90°折り曲げられて回路パターン30と反対側へ折り曲げられる。その結果、図2(a),(b)に示すように端子50がL字状に屈曲形成される。 Further, the tip 52 of the terminal 50 is bent in the Z direction and bent to the opposite side of the circuit pattern 30. That is, as shown in FIGS. 1A, 1B, and 1C, the base end portion 51 is soldered and joined to the circuit pattern 30 in a state where the terminal 50 extends straight in the X direction in the horizontal plane. From this state, the tip 52 of the terminal 50 is bent 90 ° in the Z direction and bent to the side opposite to the circuit pattern 30. As a result, the terminal 50 is bent and formed in an L shape as shown in FIGS. 2 (a) and 2 (b).

図1(a),(b)に示すように、端子50の上面、即ち、折り曲げ内側に折り曲げ用ノッチ(溝)55が形成されている。折り曲げ用ノッチ55は断面形状が台形状をなし、端子の幅方向(Y方向)に延びている。断面台形の折り曲げ用ノッチ55における底面の中央が端子の折り曲げの際の折り曲げ起点P1となる。この折り曲げ用ノッチ55に沿って端子(金属板)50が折り曲げられる。折り曲げ用ノッチ55により寸法精度が良好になり、折り曲げ加工性が良くなる。つまり、端子50の折り曲げ内側に形成したノッチ55に沿って端子(金属板)50を折り曲げることで、寸法精度を良好にして折り曲げ加工性が良くなる。 As shown in FIGS. 1A and 1B, a bending notch (groove) 55 is formed on the upper surface of the terminal 50, that is, inside the bending. The bending notch 55 has a trapezoidal cross section and extends in the width direction (Y direction) of the terminal. The center of the bottom surface of the trapezoidal bending notch 55 has a bending starting point P1 when the terminal is bent. The terminal (metal plate) 50 is bent along the bending notch 55. The bending notch 55 improves dimensional accuracy and improves bending workability. That is, by bending the terminal (metal plate) 50 along the notch 55 formed inside the bending of the terminal 50, the dimensional accuracy is improved and the bending workability is improved.

図2(a),(b),(c)において、端子50の先端52側において外部機器と接続される。即ち、端子50は通電用端子(電力端子、信号端子)として使用される。
端子50における回路パターン30との接合部である通電用接合部60の先端側端部に応力緩和部としての応力緩和用接合部61を有する。応力緩和用接合部61は、回路パターン30の端部において端子50の基端部51が、はんだS2による、はんだ付けにより回路パターン30に接合された部位である。このように、端子50における回路パターン30との接合エリアが、端子50の延びるX方向において、通電用接合部60と、応力緩和部としての応力緩和用接合部61とに分割されている。通電用接合部60と応力緩和用接合部61とは端子50の延びるX方向において離間して形成されている。応力緩和用接合部61のX方向での長さL2は、通電用接合部60のX方向での長さL1よりも小さい。
In FIGS. 2A, 2B, and 2C, the terminal 50 is connected to an external device on the tip 52 side. That is, the terminal 50 is used as an energizing terminal (power terminal, signal terminal).
A stress relaxation joint 61 as a stress relaxation portion is provided at the distal end of the energization joint 60, which is a joint with the circuit pattern 30 at the terminal 50. The stress relaxation joint portion 61 is a portion where the base end portion 51 of the terminal 50 is joined to the circuit pattern 30 by soldering with the solder S2 at the end portion of the circuit pattern 30. In this way, the joint area of the terminal 50 with the circuit pattern 30 is divided into a current-carrying joint 60 and a stress relaxation joint 61 as a stress relaxation portion in the X direction in which the terminal 50 extends. The energizing joint 60 and the stress relaxation joint 61 are formed so as to be separated from each other in the X direction in which the terminal 50 extends. The length L2 of the stress relaxation joint 61 in the X direction is smaller than the length L1 of the energization joint 60 in the X direction.

図3(a),(b),(c)に示すように、基板20にはレジスト70が形成されている。レジスト70は、X方向に連続する四角枠部71と四角枠部72を有し、レジスト73は一定の幅を有する直線部であり、四角枠部71と四角枠部72に共通化した部位である。図4(a),(b),(c)に示すように、四角枠部71の内方にソルダペーストS1aが配置されるとともに四角枠部72の内方にソルダペーストS2aが配置される。よって、図1(a),(b)に示すように、基板20には、レジスト73が、通電用接合部60と応力緩和用接合部61との間に形成されている。 As shown in FIGS. 3A, 3B, and 3C, a resist 70 is formed on the substrate 20. The resist 70 has a square frame portion 71 and a square frame portion 72 that are continuous in the X direction, and the resist 73 is a straight portion having a constant width, and is a portion common to the square frame portion 71 and the square frame portion 72. be. As shown in FIGS. 4A, 4B, and 4C, the solder paste S1a is arranged inside the square frame portion 71, and the solder paste S2a is arranged inside the square frame portion 72. Therefore, as shown in FIGS. 1A and 1B, a resist 73 is formed on the substrate 20 between the energizing joint 60 and the stress relaxation joint 61.

図1(a),(b),(c)に示すように、折り曲げ用ノッチ55は、端子50において回路パターン30と反対側で応力緩和用接合部61より先端側に形成されている。
次に、作用について説明する。
As shown in FIGS. 1A, 1B, and 1C, the bending notch 55 is formed at the terminal 50 on the opposite side of the circuit pattern 30 and on the tip side of the stress relaxation joint 61.
Next, the action will be described.

まず、製造工程について説明する。
図3(a),(b),(c)に示すように、基板20の回路パターン30の上面に、端子用のレジスト70、及び、半導体素子用のレジスト75を形成する。
First, the manufacturing process will be described.
As shown in FIGS. 3A, 3B, and 3C, a resist 70 for terminals and a resist 75 for semiconductor elements are formed on the upper surface of the circuit pattern 30 of the substrate 20.

そして、図4(a),(b),(c)に示すように、基板20の回路パターン30の上面に、端子用のソルダペーストS1a,S2a、及び、半導体素子用のソルダペーストS3aを塗布する。 Then, as shown in FIGS. 4A, 4B, and 4C, solder pastes S1a and S2a for terminals and solder paste S3a for semiconductor elements are applied to the upper surface of the circuit pattern 30 of the substrate 20. do.

さらに、端子用のソルダペーストS1a,S2aの上にまっすぐ延びる端子50を配置するとともに半導体素子用のソルダペーストS3aの上に半導体素子40を配置し、この状態で、はんだ付け用の炉に入れ、図1(a),(b),(c)に示すように、基板20の回路パターン30に半導体素子40及び端子50を、はんだ付けする。 Further, the terminals 50 extending straight on the solder pastes S1a and S2a for the terminals are arranged, and the semiconductor element 40 is arranged on the solder paste S3a for the semiconductor element. In this state, the semiconductor element 40 is placed in a soldering furnace. As shown in FIGS. 1A, 1B, and 1C, the semiconductor element 40 and the terminal 50 are soldered to the circuit pattern 30 of the substrate 20.

このはんだ付けにより、はんだS1による、端子50における回路パターン30との接合部である通電用接合部60が形成されるとともに、通電用接合部60の先端側端部に応力緩和部としての、はんだS2による応力緩和用接合部61が形成される。 By this soldering, the energizing joint 60 which is a joint with the circuit pattern 30 at the terminal 50 is formed by the solder S1, and the solder as a stress relaxation portion is formed at the distal end of the energizing joint 60. A stress relaxation joint 61 is formed by S2.

引き続き、端子50の基端部51が回路パターン30に接合された状態から、端子50の先端52をZ方向に折り曲げて、図2(a),(b),(c)に示すように端子50を立設させる。 Subsequently, from the state where the base end portion 51 of the terminal 50 is joined to the circuit pattern 30, the tip end 52 of the terminal 50 is bent in the Z direction, and the terminals are shown in FIGS. 50 is erected.

このとき、はんだ接合エリアが端子の長さ方向において分割され、通電用接合部60の先端側端部に応力緩和用接合部61を有することで、端子50を折り曲げる際の、はんだS1への応力が低減され、はんだクラック発生が抑制される。 At this time, the solder joint area is divided in the length direction of the terminal, and the stress relaxation joint 61 is provided at the tip end of the current-carrying joint 60, so that the stress on the solder S1 when the terminal 50 is bent. Is reduced and the occurrence of solder cracks is suppressed.

詳しくは、はんだ付けによる通電用接合部60は、はんだクラックを許容しない通電保証のための、はんだ接合部である。一方、はんだ付けによる応力緩和用接合部61は、はんだクラックを許容する応力緩和のための、はんだ接合部である。通電保証のための、はんだ接合部(クラック許容しない)とは別に、応力緩和のための、はんだ接合部(クラック許容)を有する。端子折り曲げ時に応力集中がおき、はんだクラックが発生しようとするが、はんだ付エリアにおいて通電用接合部60の先端側端部に応力緩和用接合部61を有することにより、通電用接合部60にはクラックが発生しない。つまり、応力緩和用接合部61は、通電用接合部60にクラックが入らないようにするための犠牲部であり、クラックが進展しても、通電用接合部60の先端側に離間して形成された応力緩和用接合部61によってそれ以上のクラックの進展が防止される。よって、通電用接合部60は、クラックから保護される。なお、クラックの進展は端子折り曲げ時以外にも折り曲げ後の熱サイクルで応力が加わった際にも生じやすく、この場合にも応力緩和用接合部61によってそれ以上のクラック進展を防止することができる。また、通電用接合部60は、折り曲げ起点P1から遠い位置である。そのため、端子折り曲げ時の発生応力は、応力緩和用接合部61よりも少なく、はんだクラックは発生しにくい。 Specifically, the energizing joint 60 by soldering is a solder joint for guaranteeing energization that does not allow solder cracks. On the other hand, the stress relaxation joint 61 by soldering is a solder joint for stress relaxation that allows solder cracks. It has a solder joint (crack tolerance) for stress relaxation in addition to the solder joint (crack tolerance) for guaranteeing energization. Stress concentration occurs when the terminals are bent, and solder cracks are likely to occur. However, by having the stress relaxation joint 61 at the tip end of the energization joint 60 in the soldering area, the energization joint 60 has. No cracks occur. That is, the stress relaxation joint portion 61 is a sacrificial portion for preventing cracks from entering the current-carrying joint portion 60, and is formed so as to be separated from the tip side of the current-carrying joint portion 60 even if cracks grow. Further crack growth is prevented by the stress relaxation joint 61. Therefore, the energizing joint 60 is protected from cracks. It should be noted that crack growth is likely to occur not only when the terminal is bent but also when stress is applied in the thermal cycle after bending, and even in this case, the stress relaxation joint 61 can prevent further crack growth. .. Further, the energizing joint 60 is located at a position far from the bending starting point P1. Therefore, the stress generated when the terminal is bent is smaller than that of the stress relaxation joint 61, and solder cracks are unlikely to occur.

図9(a),(b),(c)及び図10(a),(b),(c)と対比しつつ詳しく説明する。
図9(a),(b),(c)に示したように基板200の回路パターン201に端子(金属板)202の基端部203を、はんだ付けした後に、図10(a),(b),(c)に示すように、端子202の先端204を折り曲げて接続部を形成する場合、端子202と回路パターン201との間の、はんだ接合部P10に応力集中する。これにより、はんだ205にクラックが発生する懸念がある。
This will be described in detail in comparison with FIGS. 9 (a), 9 (b), (c) and 10 (a), (b), (c).
As shown in FIGS. 9A, 9B, and 9C, after soldering the base end portion 203 of the terminal (metal plate) 202 to the circuit pattern 201 of the substrate 200, FIGS. As shown in b) and (c), when the tip 204 of the terminal 202 is bent to form a connection portion, stress is concentrated on the solder joint portion P10 between the terminal 202 and the circuit pattern 201. As a result, there is a concern that cracks may occur in the solder 205.

これに対し、本実施形態では、図1(a),(b),(c)に示したように基板20の回路パターン30に端子(金属板)50の基端部51を、はんだ付けした後に、図2(a),(b),(c)に示すように、端子50の先端52を折り曲げて接続部を形成する。この場合、端子50における回路パターン30との接合部である通電用接合部60の先端側端部に応力緩和部としての応力緩和用接合部61を有するので、端子50と回路パターン30との間の、はんだ接合部での応力集中を緩和して、はんだS1でのクラックの発生を防止若しくは軽減することができる。その結果、レジストによる、はんだ付エリアにおいて通電用接合部60の先端側端部に応力緩和用接合部61を形成することにより端子折り曲げ時の、はんだS1への応力集中を緩和することができる。 On the other hand, in the present embodiment, as shown in FIGS. 1A, 1B, and 1C, the base end portion 51 of the terminal (metal plate) 50 is soldered to the circuit pattern 30 of the substrate 20. Later, as shown in FIGS. 2A, 2B, and 2C, the tip 52 of the terminal 50 is bent to form a connecting portion. In this case, since the stress relaxation joint 61 as a stress relaxation portion is provided at the tip end side of the energization joint 60 which is the junction with the circuit pattern 30 at the terminal 50, it is between the terminal 50 and the circuit pattern 30. The stress concentration at the solder joint can be relaxed to prevent or reduce the occurrence of cracks in the solder S1. As a result, the stress concentration on the solder S1 at the time of terminal bending can be relaxed by forming the stress relaxation joint 61 at the tip end side of the energization joint 60 in the soldering area by the resist.

上記実施形態によれば、以下のような効果を得ることができる。
(1)半導体装置10の構成として、回路パターン30が形成されるとともに半導体素子40が実装された基板20と、回路パターン30に基端部51が接合されるとともに先端52が回路パターン30と反対側へ折り曲げられている端子50と、を備えている。端子50における回路パターン30との接合部である通電用接合部60の先端側端部に応力緩和部としての応力緩和用接合部61を有する。よって、端子50の折り曲げの際の端子50と回路パターン30との接合部である通電用接合部60に加わる応力を緩和することができる。
According to the above embodiment, the following effects can be obtained.
(1) As the configuration of the semiconductor device 10, the circuit pattern 30 is formed and the substrate 20 on which the semiconductor element 40 is mounted, the base end portion 51 is joined to the circuit pattern 30, and the tip 52 is opposite to the circuit pattern 30. It includes a terminal 50 that is bent to the side. A stress relaxation joint 61 as a stress relaxation portion is provided at the distal end of the energization joint 60, which is a joint with the circuit pattern 30 at the terminal 50. Therefore, it is possible to relieve the stress applied to the energizing joint 60, which is the joint between the terminal 50 and the circuit pattern 30 when the terminal 50 is bent.

(2)端子50における回路パターン30との接合エリアを、端子50の延びる方向において、通電用接合部60と、応力緩和部としての応力緩和用接合部61とに分割してなる。よって、端子50と回路パターン30との接合部である通電用接合部60に加わる応力を容易に緩和することができる。 (2) The joining area of the terminal 50 with the circuit pattern 30 is divided into a current-carrying joining portion 60 and a stress relaxation joining portion 61 as a stress relaxation portion in the extending direction of the terminal 50. Therefore, the stress applied to the energizing joint 60, which is the joint between the terminal 50 and the circuit pattern 30, can be easily relaxed.

(3)基板20には、レジスト73が、通電用接合部60と応力緩和用接合部61との間に形成されているので、通電用接合部60と応力緩和用接合部61とを分割して端子50と回路パターン30との接合部である通電用接合部60に加わる応力を容易に緩和することができる。 (3) Since the resist 73 is formed between the current-carrying joint 60 and the stress relaxation joint 61 on the substrate 20, the current-carrying joint 60 and the stress relaxation joint 61 are separated. The stress applied to the energizing joint 60, which is the joint between the terminal 50 and the circuit pattern 30, can be easily relaxed.

(4)端子50に、折り曲げ用ノッチ55が、回路パターン30と反対側で応力緩和部としての応力緩和用接合部61より先端側に形成されている。よって、応力緩和用接合部61より先端側において端子50の折り曲げ加工性が良い。 (4) A bending notch 55 is formed in the terminal 50 on the side opposite to the circuit pattern 30 and on the tip side of the stress relaxation joint 61 as a stress relaxation portion. Therefore, the bendability of the terminal 50 is good on the tip side of the stress relaxation joint 61.

変形例として、図1(a),(b),(c)に代わり、図5(a),(b),(c)に示すように、通電用接合部60に対し先端側に応力緩和用接合部61を有するとともにその先端側に応力緩和用接合部62を有する構成としてもよい。つまり、応力緩和用接合部61に対し端子50の先端側に、はんだS4による長さL3の応力緩和用接合部62を有する構成としてもよい。 As a modification, instead of FIGS. 1 (a), (b), and (c), as shown in FIGS. 5 (a), (b), and (c), stress relaxation is performed on the tip side with respect to the energizing joint 60. A structure may be configured in which the joint portion 61 for stress relaxation is provided and the joint portion 62 for stress relaxation is provided on the tip end side thereof. That is, the stress relaxation joint portion 62 having a length L3 made of solder S4 may be provided on the tip end side of the terminal 50 with respect to the stress relaxation joint portion 61.

このように、図5(a),(b),(c)では、応力緩和用接合部61に対し端子折り曲げ部寄りに、はんだS4による応力緩和用接合部62を形成して、応力緩和のための、はんだによる接合部(クラック許容)61,62と、通電保証のための、はんだによる接合部(クラック許容しない)60を有する。 As described above, in FIGS. 5 (a), 5 (b), and 5 (c), the stress relaxation joint 62 by the solder S4 is formed closer to the terminal bending portion with respect to the stress relaxation joint 61 to relax the stress. It has soldered joints (crack tolerance) 61 and 62 for the purpose and solder joints (crack not allowed) 60 for energization guarantee.

(第2の実施形態)
次に、第2の実施形態を、第1の実施形態との相違点を中心に説明する。
図6(a),(b),(c)に示すように、本実施形態では端子50における、はんだ付け面に応力緩和用ノッチ80が形成されている。応力緩和用ノッチ80は、端子50における回路パターン30との接合部である通電用接合部60の先端側端部に形成されている。応力緩和用ノッチ80は、端子50に形成され接合材としての、はんだS1が入るノッチ(溝)である。応力緩和用ノッチ80は断面形状が台形状をなし、端子50の幅方向(Y方向)に延びている。断面台形の応力緩和用ノッチ80における上面にまで、はんだS1が入り込む。
(Second embodiment)
Next, the second embodiment will be described focusing on the differences from the first embodiment.
As shown in FIGS. 6A, 6B, and 6C, a stress relaxation notch 80 is formed on the soldered surface of the terminal 50 in the present embodiment. The stress relaxation notch 80 is formed at the tip end side of the energization joint 60, which is the joint with the circuit pattern 30 at the terminal 50. The stress relaxation notch 80 is a notch (groove) formed in the terminal 50 and into which the solder S1 is inserted as a joining material. The stress relaxation notch 80 has a trapezoidal cross section and extends in the width direction (Y direction) of the terminal 50. The solder S1 penetrates into the upper surface of the stress relaxation notch 80 having a trapezoidal cross section.

そして、図6(a),(b),(c)に示すように、端子50の基端部51が回路パターン30に接合された状態から、端子50の先端52が回路パターン30と反対側へ折り曲げられ、図7(a),(b),(c)に示すようになる。 Then, as shown in FIGS. 6A, 6B, and 6C, the tip 52 of the terminal 50 is on the opposite side of the circuit pattern 30 from the state where the base end 51 of the terminal 50 is joined to the circuit pattern 30. It is folded into the shape shown in FIGS. 7A, 7B, and 7C.

このように、はんだ接合部の端子側にノッチ構造を追加することで、端子50を折り曲げる際の、はんだS1への応力が低減され、はんだクラック発生が抑制される。つまり、端子50の折り曲げ時に応力集中して、はんだクラックが発生するので、はんだフィレットができる部分にも追加ノッチである応力緩和用ノッチ80を形成することで、はんだのフィレット形状を改善して応力集中しにくいフィレット形状をつくることができる。即ち、図10(c)に示すように、はんだ205の右側(端子先端側)のフィレットは上側ほど右側に拡がる円弧形状をなしていたが、図6(c)に示す本実施形態では、はんだS1の右側(端子先端側)のフィレットは上側ほど左側に拡がる(狭くなる)円弧形状をなしている。図6(c)に示す本実施形態では応力集中を緩和することができる。また、図10(c)と図6(c)を対比するとフィレットは図6(c)に示す本実施形態の方が長くなっており、これによっても応力集中を緩和することができる。 By adding the notch structure to the terminal side of the solder joint portion in this way, the stress on the solder S1 when bending the terminal 50 is reduced, and the occurrence of solder cracks is suppressed. That is, stress is concentrated when the terminal 50 is bent, and solder cracks are generated. Therefore, by forming an additional notch 80 for stress relaxation in the portion where the solder fillet is formed, the shape of the solder fillet is improved and the stress is stressed. It is possible to create a fillet shape that makes it difficult to concentrate. That is, as shown in FIG. 10 (c), the fillet on the right side (terminal tip side) of the solder 205 has an arc shape that expands to the right toward the upper side, but in the present embodiment shown in FIG. 6 (c), the solder The fillet on the right side (terminal tip side) of S1 has an arc shape that expands (narrows) to the left side toward the upper side. In this embodiment shown in FIG. 6 (c), stress concentration can be relaxed. Further, when comparing FIGS. 10 (c) and 6 (c), the fillet is longer in the present embodiment shown in FIG. 6 (c), and the stress concentration can also be relaxed by this.

第2の実施形態によれば、以下のような効果を得ることができる。
(5)端子50における回路パターン30との接合部の先端側端部に形成される応力緩和部は、端子50に形成され、接合材としてのはんだS1が入る応力緩和用ノッチ80である。よって、端子50の折り曲げ部において逆側のノッチ構造追加により端子50の折り曲げ時の、はんだS1への応力集中を緩和することができる。また、折り曲げ用ノッチ55よりも左側(端子基端部側)に応力緩和用ノッチ80が形成されているので、端子50の折り曲げ性が向上して端子50の位置寸法を精度よく加工できる。
According to the second embodiment, the following effects can be obtained.
(5) The stress relaxation portion formed at the distal end side of the junction with the circuit pattern 30 at the terminal 50 is a stress relaxation notch 80 formed at the terminal 50 and into which the solder S1 as a bonding material is inserted. Therefore, the stress concentration on the solder S1 at the time of bending the terminal 50 can be relaxed by adding the notch structure on the opposite side at the bent portion of the terminal 50. Further, since the stress relaxation notch 80 is formed on the left side (terminal base end side) of the bending notch 55, the bending property of the terminal 50 is improved and the positional dimension of the terminal 50 can be processed with high accuracy.

変形例として、図6(a),(b),(c)に代わり、図8(a),(b),(c)に示すように、ノッチ(溝)が異なる形状であってもよい。図8(a),(b),(c)においては、応力緩和部としての応力緩和用ノッチであるノッチ90は断面三角形状をなし、120°程度の広角形状となっている。 As a modification, instead of FIGS. 6 (a), (b), and (c), the notches (grooves) may have different shapes as shown in FIGS. 8 (a), (b), and (c). .. In FIGS. 8A, 8B, and 8C, the notch 90, which is a stress relaxation notch as a stress relaxation portion, has a triangular cross section and a wide angle shape of about 120 °.

実施形態は前記に限定されるものではなく、例えば、次のように具体化してもよい。
○ 半導体装置はパワーモジュールでもよいし、それ以外でもよい。
○ 接合材は、はんだであったが、これに限らない。例えば接合材として導電性接着剤等(銀ペースト等)を用いてもよい。
The embodiment is not limited to the above, and may be embodied as follows, for example.
○ The semiconductor device may be a power module or may be other than that.
○ The joining material was solder, but it is not limited to this. For example, a conductive adhesive or the like (silver paste or the like) may be used as the bonding material.

○ 折り曲げ用ノッチ55の断面形状は台形でなくてもよく、例えばV字状等であってもよい。
○ 折り曲げ用ノッチ55は無くてもよく、例えば治具で折り曲げの位置決めをした状態で端子を折り曲げてもよい。
○ The cross-sectional shape of the bending notch 55 does not have to be trapezoidal, and may be, for example, V-shaped.
○ The bending notch 55 may not be provided, and the terminal may be bent, for example, with the bending positioned by a jig.

10…半導体装置、20…基板、30…回路パターン、40…半導体素子、50…端子、51…基端部、52…先端、55…折り曲げ用ノッチ、60…通電用接合部、61…応力緩和用接合部、73…レジスト、80…応力緩和用ノッチ、81…応力緩和用ノッチ、S1…はんだ。 10 ... Semiconductor device, 20 ... Substrate, 30 ... Circuit pattern, 40 ... Semiconductor element, 50 ... Terminal, 51 ... Base end, 52 ... Tip, 55 ... Bending notch, 60 ... Energizing joint, 61 ... Stress relaxation Joint, 73 ... Resist, 80 ... Stress relaxation notch, 81 ... Stress relaxation notch, S1 ... Solder.

Claims (3)

回路パターンが形成されるとともに半導体素子が実装された基板と、
前記回路パターンに基端部が接合されるとともに先端が前記回路パターンと反対側へ折り曲げられている端子と、を備えた半導体装置であって、
前記端子における前記回路パターンとの接合部の先端側端部に応力緩和部を有し、
前記端子における前記回路パターンとの接合エリアを、前記端子の延びる方向において、通電用接合部と、前記応力緩和部としての応力緩和用接合部とに分割してなることを特徴とする半導体装置。
A substrate on which a circuit pattern is formed and a semiconductor element is mounted,
A semiconductor device including a terminal whose base end is joined to the circuit pattern and whose tip is bent to the opposite side of the circuit pattern.
Have a stress relieving portion on the distal end of the junction between the circuit pattern in the terminal,
A semiconductor device characterized in that a junction area of the terminal with the circuit pattern is divided into a current-carrying junction and a stress relaxation junction as the stress relaxation portion in the extending direction of the terminal .
前記基板には、レジストが、前記通電用接合部と前記応力緩和用接合部との間に形成されていることを特徴とする請求項に記載の半導体装置。 On the substrate, the resist is, the semiconductor device according to claim 1, characterized in that it is formed between said energizing junction said stress relaxation junction. 前記端子に、折り曲げ用ノッチが、前記回路パターンと反対側で前記応力緩和部より先端側に形成されていることを特徴とする請求項1又は請求項2に記載の半導体装置。 The semiconductor device according to claim 1 or 2 , wherein a bending notch is formed in the terminal on the side opposite to the circuit pattern and on the tip side of the stress relaxation portion.
JP2017215889A 2017-11-08 2017-11-08 Semiconductor device Active JP6907893B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2017215889A JP6907893B2 (en) 2017-11-08 2017-11-08 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017215889A JP6907893B2 (en) 2017-11-08 2017-11-08 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2019087676A JP2019087676A (en) 2019-06-06
JP6907893B2 true JP6907893B2 (en) 2021-07-21

Family

ID=66763385

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017215889A Active JP6907893B2 (en) 2017-11-08 2017-11-08 Semiconductor device

Country Status (1)

Country Link
JP (1) JP6907893B2 (en)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52122666U (en) * 1976-03-15 1977-09-17
JPH06181276A (en) * 1992-12-15 1994-06-28 Shinko Electric Ind Co Ltd Lead for semiconductor device
JPH07201894A (en) * 1993-12-30 1995-08-04 Ibiden Co Ltd Manufacture of electronic parts mounting device
JP3850335B2 (en) * 2002-02-25 2006-11-29 京セラ株式会社 Ceramic circuit board
JP6417764B2 (en) * 2014-07-24 2018-11-07 セイコーエプソン株式会社 Electronic component, method for manufacturing electronic component, electronic device, and moving object

Also Published As

Publication number Publication date
JP2019087676A (en) 2019-06-06

Similar Documents

Publication Publication Date Title
CN107591384B (en) Semiconductor module
JP6481527B2 (en) Semiconductor device
JP5465281B2 (en) Mounting structure of chip parts
JP2015026791A (en) Semiconductor device and lead frame
JP6907893B2 (en) Semiconductor device
JP2005294252A (en) Electronic circuit device
JP4963281B2 (en) Connection structure between electric wire and printed circuit board
JP6080305B2 (en) Semiconductor device manufacturing method, semiconductor device, and lead frame
JP6380244B2 (en) Semiconductor device, power converter
US9595491B2 (en) Apparatus for manufacturing semiconductor device and the semiconductor device
JP2006294932A (en) Circuit mounting substrate having lands and surface mounting components mounted thereon
KR20170081242A (en) Electronic control device
JP6565167B2 (en) Mounting structure
JP5564367B2 (en) Semiconductor device and lead frame
JP6348288B2 (en) Electronic control unit
US10770400B2 (en) Semiconductor module
JP2007116039A (en) Circuit board
JP2020191395A (en) Mounting board
JP2001127226A (en) Semiconductor device
US20210175198A1 (en) Electronic module
KR20220131814A (en) Semiconductor device
JP6385878B2 (en) connector
JP5268678B2 (en) Wiring board with lead
JP6004579B2 (en) Semiconductor device
JPH0440283Y2 (en)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200206

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20201207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210112

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210308

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210601

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210614

R151 Written notification of patent or utility model registration

Ref document number: 6907893

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151