JP6598949B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP6598949B2
JP6598949B2 JP2018161319A JP2018161319A JP6598949B2 JP 6598949 B2 JP6598949 B2 JP 6598949B2 JP 2018161319 A JP2018161319 A JP 2018161319A JP 2018161319 A JP2018161319 A JP 2018161319A JP 6598949 B2 JP6598949 B2 JP 6598949B2
Authority
JP
Japan
Prior art keywords
local connection
connection wiring
wiring
channel transistor
active region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018161319A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018186309A (ja
JP2018186309A5 (enExample
Inventor
健 岡垣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2018161319A priority Critical patent/JP6598949B2/ja
Publication of JP2018186309A publication Critical patent/JP2018186309A/ja
Publication of JP2018186309A5 publication Critical patent/JP2018186309A5/ja
Application granted granted Critical
Publication of JP6598949B2 publication Critical patent/JP6598949B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2018161319A 2018-08-30 2018-08-30 半導体装置 Active JP6598949B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2018161319A JP6598949B2 (ja) 2018-08-30 2018-08-30 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018161319A JP6598949B2 (ja) 2018-08-30 2018-08-30 半導体装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2015059529A Division JP6396834B2 (ja) 2015-03-23 2015-03-23 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019181351A Division JP6818107B2 (ja) 2019-10-01 2019-10-01 半導体装置

Publications (3)

Publication Number Publication Date
JP2018186309A JP2018186309A (ja) 2018-11-22
JP2018186309A5 JP2018186309A5 (enExample) 2019-02-21
JP6598949B2 true JP6598949B2 (ja) 2019-10-30

Family

ID=64355159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018161319A Active JP6598949B2 (ja) 2018-08-30 2018-08-30 半導体装置

Country Status (1)

Country Link
JP (1) JP6598949B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2025126580A1 (ja) * 2023-12-14 2025-06-19 株式会社ソシオネクスト 半導体集積回路装置
WO2025126579A1 (ja) * 2023-12-14 2025-06-19 株式会社ソシオネクスト 半導体集積回路装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005116969A (ja) * 2003-10-10 2005-04-28 Toshiba Corp 半導体装置及びその製造方法
US8378754B2 (en) * 2008-02-21 2013-02-19 Advantest Corporation Ring oscillator
US8258577B2 (en) * 2009-06-04 2012-09-04 International Business Machines Corporation CMOS inverter device with fin structures
JP2012155471A (ja) * 2011-01-25 2012-08-16 Renesas Electronics Corp デューティ調整回路の設計装置及び設計方法
JP2014103254A (ja) * 2012-11-20 2014-06-05 Renesas Electronics Corp 半導体装置およびその製造方法
WO2015029280A1 (ja) * 2013-08-28 2015-03-05 パナソニック株式会社 半導体集積回路装置

Also Published As

Publication number Publication date
JP2018186309A (ja) 2018-11-22

Similar Documents

Publication Publication Date Title
JP6396834B2 (ja) 半導体装置
US10483255B2 (en) Semiconductor device
US11205645B2 (en) Semiconductor device
TWI604589B (zh) 針對高功率電子遷移的通路軌方案
TWI502702B (zh) 半導體裝置
KR102517568B1 (ko) 반도체 장치
JP6598949B2 (ja) 半導体装置
US10777579B2 (en) Semiconductor integrated circuit device
TW201935616A (zh) 具有鰭狀結構的半導體裝置
JP6818107B2 (ja) 半導体装置
TWI864518B (zh) 半導體結構
JP7071252B2 (ja) 半導体装置およびその製造方法
US20120306022A1 (en) Metal oxide semiconductor transistor layout with higher effective channel width and higher component density
CN117727758B (zh) 半导体结构
US20250335686A1 (en) Cfet device optimization by multiple cell height placement
US20240297091A1 (en) Heat sink for soi
TW201712848A (zh) 記憶體結構

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180830

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190109

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190528

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190531

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190627

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190903

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20191001

R150 Certificate of patent or registration of utility model

Ref document number: 6598949

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150