JP6339697B2 - 無効化動作後のキャッシュメモリ内の有効インジケータにおけるビットフリップを検出するためのキャッシュメモリエラー検出回路、ならびに関連する方法およびプロセッサベースのシステム - Google Patents

無効化動作後のキャッシュメモリ内の有効インジケータにおけるビットフリップを検出するためのキャッシュメモリエラー検出回路、ならびに関連する方法およびプロセッサベースのシステム Download PDF

Info

Publication number
JP6339697B2
JP6339697B2 JP2016562524A JP2016562524A JP6339697B2 JP 6339697 B2 JP6339697 B2 JP 6339697B2 JP 2016562524 A JP2016562524 A JP 2016562524A JP 2016562524 A JP2016562524 A JP 2016562524A JP 6339697 B2 JP6339697 B2 JP 6339697B2
Authority
JP
Japan
Prior art keywords
indicator
cache
invalidation
cache memory
information indicator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016562524A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017511547A (ja
JP2017511547A5 (enExample
Inventor
ジョン・サムナー・インガルズ
ブライアン・マイケル・ステンペル
トーマス・フィリップ・スペアー
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2017511547A publication Critical patent/JP2017511547A/ja
Publication of JP2017511547A5 publication Critical patent/JP2017511547A5/ja
Application granted granted Critical
Publication of JP6339697B2 publication Critical patent/JP6339697B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1064—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in cache or content addressable memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0891—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using clearing, invalidating or resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G06F3/0619—Improving the reliability of storage systems in relation to data integrity, e.g. data losses, bit errors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0638—Organizing or formatting or addressing of data
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G06F3/0674—Disk device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Quality & Reliability (AREA)
  • Computer Security & Cryptography (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Detection And Correction Of Errors (AREA)
JP2016562524A 2014-04-18 2015-03-30 無効化動作後のキャッシュメモリ内の有効インジケータにおけるビットフリップを検出するためのキャッシュメモリエラー検出回路、ならびに関連する方法およびプロセッサベースのシステム Expired - Fee Related JP6339697B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/256,360 2014-04-18
US14/256,360 US9329930B2 (en) 2014-04-18 2014-04-18 Cache memory error detection circuits for detecting bit flips in valid indicators in cache memory following invalidate operations, and related methods and processor-based systems
PCT/US2015/023269 WO2015160493A1 (en) 2014-04-18 2015-03-30 Cache memory error detection circuits for detecting bit flips in valid indicators in cache memory following invalidate operations, and related methods and processor-based systems

Publications (3)

Publication Number Publication Date
JP2017511547A JP2017511547A (ja) 2017-04-20
JP2017511547A5 JP2017511547A5 (enExample) 2018-05-17
JP6339697B2 true JP6339697B2 (ja) 2018-06-06

Family

ID=52823876

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016562524A Expired - Fee Related JP6339697B2 (ja) 2014-04-18 2015-03-30 無効化動作後のキャッシュメモリ内の有効インジケータにおけるビットフリップを検出するためのキャッシュメモリエラー検出回路、ならびに関連する方法およびプロセッサベースのシステム

Country Status (7)

Country Link
US (1) US9329930B2 (enExample)
EP (1) EP3132351B1 (enExample)
JP (1) JP6339697B2 (enExample)
KR (1) KR20160146705A (enExample)
CN (1) CN106170774A (enExample)
BR (1) BR112016024255A2 (enExample)
WO (1) WO2015160493A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102515417B1 (ko) * 2016-03-02 2023-03-30 한국전자통신연구원 캐시 메모리 장치 및 그것의 동작 방법
CN119512986A (zh) * 2019-12-23 2025-02-25 美光科技公司 有效避免行高速缓存器未命中
US11057060B1 (en) * 2020-03-23 2021-07-06 Sage Microelectronics Corporation Method and apparatus for matrix flipping error correction
US11902323B2 (en) * 2021-08-31 2024-02-13 Oracle International Corporation Dynamic cloud workload reallocation based on active security exploits in dynamic random access memory (DRAM)
US11630772B1 (en) * 2021-09-29 2023-04-18 Advanced Micro Devices, Inc. Suppressing cache line modification
US11934265B2 (en) * 2022-02-04 2024-03-19 Apple Inc. Memory error tracking and logging
WO2024158719A1 (en) * 2023-01-26 2024-08-02 Micron Technology, Inc. Preventing back-to-back flips of a bit in bit flipping decoding
TWI877670B (zh) * 2023-06-29 2025-03-21 慧榮科技股份有限公司 資料寫入方法與相關記憶體控制器以及資料儲存設備

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06119245A (ja) * 1992-10-01 1994-04-28 Mitsubishi Electric Corp キャッシュメモリ
JPH086854A (ja) * 1993-12-23 1996-01-12 Unisys Corp アウトボードファイルキャッシュ外部処理コンプレックス
US20030131277A1 (en) * 2002-01-09 2003-07-10 Taylor Richard D. Soft error recovery in microprocessor cache memories
US7240277B2 (en) 2003-09-26 2007-07-03 Texas Instruments Incorporated Memory error detection reporting
GB2409301B (en) 2003-12-18 2006-12-06 Advanced Risc Mach Ltd Error correction within a cache memory
JP5008955B2 (ja) * 2006-11-28 2012-08-22 株式会社日立製作所 節電機能を備えたストレージシステム
JP2009059005A (ja) * 2007-08-29 2009-03-19 Panasonic Corp デバッグシステム、デバッグ装置および方法
US7752505B2 (en) 2007-09-13 2010-07-06 International Business Machines Corporation Method and apparatus for detection of data errors in tag arrays
US8291305B2 (en) 2008-09-05 2012-10-16 Freescale Semiconductor, Inc. Error detection schemes for a cache in a data processing system
US8266498B2 (en) 2009-03-31 2012-09-11 Freescale Semiconductor, Inc. Implementation of multiple error detection schemes for a cache
US8924817B2 (en) 2010-09-29 2014-12-30 Advanced Micro Devices, Inc. Method and apparatus for calculating error correction codes for selective data updates
JP2012103826A (ja) 2010-11-09 2012-05-31 Fujitsu Ltd キャッシュメモリシステム
US8775863B2 (en) * 2011-05-31 2014-07-08 Freescale Semiconductor, Inc. Cache locking control
CN103631738B (zh) * 2013-08-15 2016-08-10 中国科学院电子学研究所 一种片外配置和回读fpga装置

Also Published As

Publication number Publication date
BR112016024255A2 (pt) 2017-08-15
JP2017511547A (ja) 2017-04-20
WO2015160493A1 (en) 2015-10-22
EP3132351A1 (en) 2017-02-22
US9329930B2 (en) 2016-05-03
CN106170774A (zh) 2016-11-30
EP3132351B1 (en) 2018-03-14
KR20160146705A (ko) 2016-12-21
US20150301884A1 (en) 2015-10-22

Similar Documents

Publication Publication Date Title
JP6339697B2 (ja) 無効化動作後のキャッシュメモリ内の有効インジケータにおけるビットフリップを検出するためのキャッシュメモリエラー検出回路、ならびに関連する方法およびプロセッサベースのシステム
US10802910B2 (en) System for identifying and correcting data errors
US10019312B2 (en) Error monitoring of a memory device containing embedded error correction
US8990670B2 (en) Endurance aware error-correcting code (ECC) protection for non-volatile memories
US9940457B2 (en) Detecting a cryogenic attack on a memory device with embedded error correction
US8806294B2 (en) Error detection within a memory
US11714725B2 (en) System and method for ultra-low overhead and recovery time for secure non-volatile memories
CN102436407A (zh) 模拟错误产生设备
US20140040680A1 (en) Memory control device and control method
CN111428280B (zh) SoC安全芯片密钥信息完整性存储及错误自修复方法
CN106104460A (zh) 分布式存储系统中的可靠性增强
US8799727B2 (en) Arithmetic processing apparatus and method of controlling arithmetic processing apparatus
KR102457671B1 (ko) 동적 랜덤 액세스 메모리(dram) 캐시 태그들을 위한 공간 효율적인 저장소의 제공
US20240311234A1 (en) Secure error correcting code (ecc) trust execution environment (tee) configuration metadata encoding
US8359528B2 (en) Parity look-ahead scheme for tag cache memory
CN110955916B (zh) 一种数据完整性保护方法、系统及相关设备
CN110543790B (zh) 访问存储器的方法、装置、设备和计算机可读介质
US11586537B2 (en) Method, apparatus, and system for run-time checking of memory tags in a processor-based system
CN119739651A (zh) 使用默认标记从不符合内存标记扩展的设备写入内存的处理器及相关方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180330

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180330

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180330

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180409

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180416

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180510

R150 Certificate of patent or registration of utility model

Ref document number: 6339697

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees