JP6154987B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP6154987B2
JP6154987B2 JP2011207796A JP2011207796A JP6154987B2 JP 6154987 B2 JP6154987 B2 JP 6154987B2 JP 2011207796 A JP2011207796 A JP 2011207796A JP 2011207796 A JP2011207796 A JP 2011207796A JP 6154987 B2 JP6154987 B2 JP 6154987B2
Authority
JP
Japan
Prior art keywords
die pad
insulating layer
semiconductor chip
metal plate
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011207796A
Other languages
Japanese (ja)
Other versions
JP2013069899A (en
Inventor
雄司 森永
雄司 森永
村松 健太郎
健太郎 村松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindengen Electric Manufacturing Co Ltd
Original Assignee
Shindengen Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindengen Electric Manufacturing Co Ltd filed Critical Shindengen Electric Manufacturing Co Ltd
Priority to JP2011207796A priority Critical patent/JP6154987B2/en
Publication of JP2013069899A publication Critical patent/JP2013069899A/en
Application granted granted Critical
Publication of JP6154987B2 publication Critical patent/JP6154987B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001Core members of the connector
    • H01L2224/37099Material
    • H01L2224/371Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

この発明は、半導体装置に関する。 This invention relates to semiconductor equipment.

従来、半導体チップをモールド樹脂で封止する半導体装置では、半導体チップから生じる熱を如何に効率よく放散させるかという課題がある。特に、半導体チップの小型化並びに高性能化が進む近年では、放熱の問題がより大きなウエイトを占めるようになった。
このような課題に対処する半導体装置として、例えば、特許文献1では、半導体チップが搭載されるダイパッド(リードフレーム)の半導体チップとは逆側の面に絶縁層を介して金属板を接合させ、金属板からの放熱を利用して半導体チップを積極的に冷却するものが提案されている。
Conventionally, in a semiconductor device in which a semiconductor chip is sealed with a mold resin, there is a problem of how to efficiently dissipate heat generated from the semiconductor chip. In particular, in recent years when semiconductor chips have become smaller and higher in performance, the problem of heat dissipation has become more important.
As a semiconductor device to cope with such a problem, for example, in Patent Document 1, a metal plate is bonded to the surface opposite to the semiconductor chip of the die pad (lead frame) on which the semiconductor chip is mounted via an insulating layer, Proposals have been made to actively cool a semiconductor chip by using heat radiation from a metal plate.

特開2002−151619号公報JP 2002-151619 A

前述した従来の半導体装置では、絶縁層とダイパッドとを接合させる手段として加熱プレスを採用しているが、このような加熱プレスによる接合であると、絶縁層をダイパッドへ接合させる際に、所定高温(例えば180℃)下で所定圧力をもって絶縁層をダイパッドに押圧させなければならず、このとき、絶縁層が変形して所定厚さを維持することができずに薄くなったりあるいは損傷したりして、所望の電気的絶縁特性が得られなくなるおそれがあった。   In the above-described conventional semiconductor device, a heating press is employed as a means for bonding the insulating layer and the die pad. When the insulating layer is bonded to the die pad, the heating press is used as a means for bonding the insulating layer and the die pad. The insulating layer must be pressed against the die pad under a predetermined pressure (for example, 180 ° C.). At this time, the insulating layer is deformed and cannot maintain the predetermined thickness, and is thinned or damaged. As a result, desired electrical insulation characteristics may not be obtained.

本発明は、上記事情を考慮し、絶縁層の電気的絶縁特性が損なわれることなく、かつ良好な放熱性が得られる半導体装置を提供することを目的とする。 The present invention is, in consideration of the above situation, the electrical insulation properties of the insulating layer without impairing, and an object thereof to provide a semiconductor equipment that good heat dissipation is obtained.

この課題を解決するために、本発明の半導体装置は、導電性を有する板状のダイパッドと、該ダイパッドの一面に固定される半導体チップと、導電性を有しかつ帯板状に形成されて、その長手方向の一端部が前記半導体チップに電気接続されるリードと、前記ダイパッドの他面に接合される放熱部材と、少なくとも前記リードの他端部が露出するように、該リードの一端部、前記ダイパッド及び前記半導体チップを封止するモールド樹脂とを備え、前記放熱部材は、前記ダイパッドの他面に接合材を介して接合される金属箔、前記半導体チップから生じる熱を放散する放熱部、及び前記放熱部と前記金属箔との間に介装される絶縁層を有し、前記金属箔が、前記ダイパッドの他面全域に接合するように、該ダイパッドの平面視形状と同形状に形成されていることを特徴とする。 In order to solve this problem, a semiconductor device of the present invention is formed in a plate-like die pad having conductivity, a semiconductor chip fixed to one surface of the die pad, and having a conductivity and a strip shape. One end of the lead such that one end in the longitudinal direction is electrically connected to the semiconductor chip, a heat dissipation member joined to the other surface of the die pad, and at least the other end of the lead is exposed. A mold resin that seals the die pad and the semiconductor chip, and the heat dissipation member is a metal foil that is bonded to the other surface of the die pad via a bonding material, and a heat dissipation part that dissipates heat generated from the semiconductor chip. , and have a dielectric layer interposed between said metal foil and the heat radiating portion, the metal foil, so as to come into contact with the other surface the whole area of the die pad, in plan view the same shape of the die pad Made is characterized in that is.

前記半導体装置によれば、ダイパッドの他面に放熱部材を接合する際に、それらの間に接合材を介して接合するので、放熱部材中に介装されている絶縁層に、従来技術で説明したような無用な押圧力が加わって該絶縁層が変形し、所定厚さよりも薄くなったりあるいは損傷したりすることがない。したがって、絶縁層について所期の電気的絶縁特性が得られ、ひいては品質の安定した半導体装置が得られる。
ここで、ダイパッドと放熱部材を接合させる接合材としては、半田やロウ材のような自身の金属のみが溶融して母材を溶融させることなく接合させるものをいう。このような接合材では、接合のための押圧力を必要としない。
さらにこの場合、接合しようとする金属箔とダイパッドとの平面視形状が同形状であるため、それら部材同士を接合するときのアライメントが容易になる。
また、金属箔の機能は接合材を介してダイパッドに放熱部材を接合させるものであり、ダイパッドの平面視形状と同形状に形成されていれば必要十分である。ちなみに、ダイパッドの平面視形状より広い金属箔を用いれば、隣接するダイパッド同士の電気的短絡が問題になる。またダイパッドの平面視形状より狭い金属箔を用いれば、ダイパッドとの高い接合強度が得られなくなるといった問題が生じる。
According to the semiconductor device, when the heat dissipation member is bonded to the other surface of the die pad, it is bonded via the bonding material between them, so that the insulating layer interposed in the heat dissipation member is described in the prior art. Such an unnecessary pressing force is applied, so that the insulating layer is not deformed to be thinner than a predetermined thickness or damaged. Therefore, desired electrical insulation characteristics can be obtained for the insulating layer, and as a result, a semiconductor device with stable quality can be obtained.
Here, the bonding material for bonding the die pad and the heat radiating member refers to a bonding material that melts only its own metal such as solder or brazing material without melting the base material. Such a bonding material does not require a pressing force for bonding.
Furthermore, in this case, since the metal foil and die pad to be joined have the same shape in plan view, alignment when joining these members is facilitated.
The function of the metal foil is to join the heat radiating member to the die pad through a bonding material, and it is necessary and sufficient if it is formed in the same shape as the planar shape of the die pad. Incidentally, if a metal foil wider than the planar shape of the die pad is used, an electrical short circuit between adjacent die pads becomes a problem. Further, if a metal foil narrower than the planar shape of the die pad is used, there arises a problem that high bonding strength with the die pad cannot be obtained.

また、上記半導体装置によれば、半導体チップから生じる熱が、ダイパッド、金属箔、絶縁層、放熱部を介して直接放散される。したがって、良好な放熱性が確保される。また、ダイパッドと金属箔とを半田等の接合材で接合しているため、樹脂製の接着剤を用いて接合する場合に比べ、接合材と接着剤との熱伝導率の差の分だけ高い熱伝達性が得られることなり、この点においても半導体チップの良好な放熱性が確保できる。   Further, according to the semiconductor device, heat generated from the semiconductor chip is directly dissipated through the die pad, the metal foil, the insulating layer, and the heat dissipation part. Therefore, good heat dissipation is ensured. In addition, since the die pad and the metal foil are joined with a joining material such as solder, it is higher by the difference in thermal conductivity between the joining material and the adhesive than when joining using a resin adhesive. Heat transferability can be obtained, and in this respect as well, good heat dissipation of the semiconductor chip can be ensured.

そして、前記半導体装置においては、前記放熱部が、前記絶縁層の前記金属箔とは逆側に接合される金属板と、該金属板の前記絶縁層とは逆側に接合される放熱フィンからなることが好ましい。
この構成では、放熱フィンを備えるため、半導体チップから生じる熱を積極的に放散することによって高い放熱性が得られる。このため、発熱量の比較的大きな半導体装置に用いて好適である。
And in the said semiconductor device, the said thermal radiation part is from the metal plate joined on the opposite side to the said metal foil of the said insulating layer, and the radiation fin joined on the opposite side to the said insulating layer of this metal plate. It is preferable to become.
In this configuration, since the heat dissipating fins are provided, high heat dissipation can be obtained by actively dissipating heat generated from the semiconductor chip. Therefore, it is suitable for use in a semiconductor device having a relatively large calorific value.

また、前記半導体装置においては、前記放熱部が、前記絶縁層の前記金属箔とは逆側に接合される放熱フィンからなっていてもよい。
この場合には、放熱フィンを備えるため、半導体チップから生じる熱を積極的に放散することによって高い放熱性が得られるのは前者と共通する。ここでは、それに加え、放熱フィンの金属箔側に金属板を有しないので、より高い放熱性が得られかつ構成の簡素化も図れる。
In the semiconductor device, the heat radiating portion may be a heat radiating fin bonded to the opposite side of the insulating layer to the metal foil.
In this case, since the heat dissipating fins are provided, it is common with the former that high heat dissipation can be obtained by actively dissipating heat generated from the semiconductor chip. Here, in addition to this, since there is no metal plate on the metal foil side of the radiating fin, higher heat dissipation can be obtained and the configuration can be simplified.

また、前記半導体装置においては、前記放熱部が、前記絶縁層の前記金属箔とは逆側に接合される金属板からなっていてもよい。
この場合には、放熱部として単なる金属板を用いているので、放熱量としては比較的小さくなるものの、製造のための加工が容易となり、また半導体装置のコンパクト化が実現できる。発熱量の比較的小さな半導体装置に用いて好適である。
In the semiconductor device, the heat radiating portion may be made of a metal plate bonded to the opposite side of the insulating layer from the metal foil.
In this case, since a simple metal plate is used as the heat radiating portion, the heat radiation amount is relatively small, but the processing for manufacturing is facilitated, and the semiconductor device can be made compact. It is suitable for use in a semiconductor device with a relatively small calorific value.

また、前記半導体装置においては、前記リードが複数互いに間隔をあけて配置され、かつ、該リードの他端部がそれぞれ同じ方向へ突出していることが好ましい。
この場合、リードの他端部がそれぞれ同じ方向へ突出しているから、いわゆるスルーホール実装タイプの半導体装置となる。表面実装タイプのものに比べ、リードを介して回路基板側に応力を逃がすことができるため、回路基板から外れにくい利点が得られる。
In the semiconductor device, it is preferable that a plurality of the leads are arranged with a space therebetween, and the other end portions of the leads protrude in the same direction.
In this case, since the other end portions of the leads protrude in the same direction, a so-called through-hole mounting type semiconductor device is obtained. Compared to the surface mount type, the stress can be released to the circuit board side through the leads, so that an advantage that it is difficult to be detached from the circuit board is obtained.

さらに、前記半導体装置においては、前記絶縁層がポリイミドからなるのが好ましい。
この場合、絶縁層をエポキシ樹脂で形成する場合と比べ、絶縁層を薄く設定しても、高い絶縁耐圧を確保することが可能となる。また、絶縁層の厚さを薄く設定できることで、半導体チップからの熱を金属箔から放熱部に効率よく伝達することができ、半導体チップの熱をさらに効率よく逃がすことが可能となる。
Furthermore, in the semiconductor device, the insulating layer is preferably made of polyimide.
In this case, it is possible to ensure a high withstand voltage even when the insulating layer is set to be thinner than when the insulating layer is formed of an epoxy resin. Moreover, since the thickness of the insulating layer can be set thin, the heat from the semiconductor chip can be efficiently transferred from the metal foil to the heat radiating portion, and the heat of the semiconductor chip can be released more efficiently.

本発明によれば、絶縁層の電気的絶縁特性が損なわれることなく、かつ良好な放熱性を得ることができる。   According to the present invention, good heat dissipation can be obtained without impairing the electrical insulation characteristics of the insulating layer.

本発明の第1実施形態に係る半導体装置を示す斜視図である。1 is a perspective view showing a semiconductor device according to a first embodiment of the present invention. 本発明の第1実施形態に係る半導体装置を示す断面図である。1 is a cross-sectional view showing a semiconductor device according to a first embodiment of the present invention. 本発明の第2実施形態に係る半導体装置を示す断面図である。It is sectional drawing which shows the semiconductor device which concerns on 2nd Embodiment of this invention.

〔第1実施形態〕
以下、図1及び図2を参照して本発明の第1実施形態について説明する。図1は、第1実施形態に係る半導体装置を示す斜視図、図2は、第1実施形態に係る半導体装置を示す断面図である。
図1に示すように本実施形態に係る半導体装置1は、半導体装置1から複数のリード30が同じ方向に延びて突出し、該リード30の端部が回路基板(図示略)のホールに挿入されて固定される、いわゆるスルーホール実装タイプの半導体装置である。
[First Embodiment]
The first embodiment of the present invention will be described below with reference to FIGS. FIG. 1 is a perspective view showing a semiconductor device according to the first embodiment, and FIG. 2 is a cross-sectional view showing the semiconductor device according to the first embodiment.
As shown in FIG. 1, in the semiconductor device 1 according to this embodiment, a plurality of leads 30 protrude from the semiconductor device 1 in the same direction, and the ends of the leads 30 are inserted into holes of a circuit board (not shown). This is a so-called through-hole mounting type semiconductor device that is fixed in a fixed manner.

この半導体装置1は、導電性を有する板状に形成された複数のダイパッド10と、ダイパッド10の上面10a(請求の範囲におけるダイパッドの一面:この実施形態における上下方向は、図2に示す形態を基準に定めるものとする)に固定される半導体チップ20と、導電性を有しかつ帯板状に形成されてその長手方向の一端部が半導体チップ20に電気接続される複数(図示例では4つ)のリード30(30A,30B)と、ダイパッド10の下面10b(請求の範囲におけるダイパッドの他面)に接合される放熱部材40と、ダイパッド10、半導体チップ20、リード30の一部を封止するモールド樹脂50とを備えて構成されている。   This semiconductor device 1 includes a plurality of die pads 10 formed in a conductive plate shape, and an upper surface 10a of the die pad 10 (one surface of the die pad in the claims: the vertical direction in this embodiment has the form shown in FIG. A plurality of semiconductor chips 20 fixed to a reference) and having a conductive and strip-like shape and having one end in the longitudinal direction thereof electrically connected to the semiconductor chip 20 (in the illustrated example, 4). The lead 30 (30A, 30B), the lower surface 10b of the die pad 10 (other surface of the die pad in the claims), the die pad 10, the semiconductor chip 20, and a part of the lead 30 are sealed. And a mold resin 50 to be stopped.

放熱部材40は、ダイパッド10及び後述するリード延長部11に半田あるいはロウ材からなる接合材を介して接合される金属箔41と、半導体チップ20から生じる熱を放散する放熱部42と、放熱部42及び金属箔41との間に介装される絶縁層43とを備える。
金属箔41は、例えば銅箔などのように熱伝導率の高い金属材料を薄膜状に形成したものであり、その厚みは例えば、18μm以上300μm未満に設定される。
放熱部42は、絶縁層43の金属箔とは逆側に接合された金属板45と、金属板45の絶縁層43とは逆側に接合された放熱フィン46から構成されている。
金属板45は、例えばアルミニウム(Al)や銅(Cu)などのように熱伝導率の高い金属材料によって構成されており、その厚みは例えば18μm以上300μm以下に設定される。
放熱フィン46は、金属板45と同様な材料、例えばアルミニウム(Al)や銅(Cu)などのように熱伝導率の高い金属材料によって構成されるものであって、金属板45に接合される板状の基板部46Aと、この基板部46Aの片側に平行に立設された複数のフィン46Bとからなる(図1参照)。
The heat radiating member 40 includes a metal foil 41 bonded to the die pad 10 and a lead extension 11 described later via a bonding material made of solder or brazing material, a heat radiating portion 42 for radiating heat generated from the semiconductor chip 20, and a heat radiating portion. 42 and an insulating layer 43 interposed between the metal foil 41 and the metal foil 41.
The metal foil 41 is formed by forming a metal material having a high thermal conductivity such as a copper foil in a thin film shape, and the thickness thereof is set to, for example, 18 μm or more and less than 300 μm.
The heat dissipating part 42 includes a metal plate 45 bonded to the opposite side of the metal foil of the insulating layer 43 and a heat radiating fin 46 bonded to the opposite side of the insulating layer 43 of the metal plate 45.
The metal plate 45 is made of a metal material having high thermal conductivity such as aluminum (Al) or copper (Cu), and the thickness thereof is set to 18 μm or more and 300 μm or less, for example.
The radiating fins 46 are made of a material similar to that of the metal plate 45, for example, a metal material having high thermal conductivity such as aluminum (Al) or copper (Cu), and are joined to the metal plate 45. It consists of a plate-like substrate portion 46A and a plurality of fins 46B erected in parallel on one side of the substrate portion 46A (see FIG. 1).

絶縁層43は、例えばエポキシ樹脂、フィラー入りのエポキシ樹脂によって構成されてもよいが、絶縁層43の厚みをより薄く設定することを考慮すれば、例えばポリイミド(PI)によって構成されることが好ましい。なお、絶縁層43がポリイミドからなる場合、その厚みは例えば、25μm以上150μm以下に設定することができる。   The insulating layer 43 may be made of, for example, an epoxy resin or an epoxy resin with a filler. However, in consideration of setting the thickness of the insulating layer 43 to be thinner, it is preferably made of, for example, polyimide (PI). . In addition, when the insulating layer 43 consists of polyimide, the thickness can be set to 25 micrometers or more and 150 micrometers or less, for example.

これら絶縁層43及び金属板45の平面視の形状は、互いに等しくなるように設定されている。すなわち、絶縁層43及び金属板45は、半導体チップ等を封止するモールド樹脂50の下面と同じ形状となるように形成されている。
前記金属箔41は、絶縁層43や金属板45と同じ形状に形成されていて、一旦それらと一体的に重ねて接合された後、後工程で個々のダイパッド10及びリード延長部11に個別に接合されるように分割形成される。つまり、分割形成された金属箔41の一つは、個々のダイパッド10の下面10b全域に接合されるように、これらダイパッド10の平面視形状と同形状に形成されている。また、分割形成された他の金属箔41は、リード延長部11の下面の全体に接合されるように、リード延長部11の平面視形状と同形状に形成されている。
The shapes of the insulating layer 43 and the metal plate 45 in plan view are set to be equal to each other. That is, the insulating layer 43 and the metal plate 45 are formed to have the same shape as the lower surface of the mold resin 50 that seals the semiconductor chip and the like.
The metal foil 41 is formed in the same shape as the insulating layer 43 and the metal plate 45, and once overlapped with and integrally joined to them, it is individually attached to each die pad 10 and the lead extension portion 11 in a later process. Divided to be joined. That is, one of the separately formed metal foils 41 is formed in the same shape as the plan view of these die pads 10 so as to be bonded to the entire lower surface 10b of each die pad 10. The other metal foil 41 formed in a divided manner is formed in the same shape as the plan view shape of the lead extension portion 11 so as to be joined to the entire lower surface of the lead extension portion 11.

さらに、前記放熱フィン46の半導体チップ20側からの平面視形状は、絶縁層43及び金属板45の平面視形状よりも大となるように、それらから外方へ張り出すように形成されている。その形状及び大きさ並びにフィン46Bの具体的形状は、放熱対象である半導体チップ20からの放熱量に応じて適宜決定される。   Furthermore, the planar view shape of the radiating fin 46 from the semiconductor chip 20 side is formed so as to protrude outward from the insulating layer 43 and the metal plate 45 so as to be larger than the planar view shape. . The shape and size of the fin 46B and the specific shape of the fin 46B are appropriately determined according to the amount of heat released from the semiconductor chip 20 to be radiated.

ダイパッド10は、例えば銅などのように熱伝導率の高い金属材料からなり、半田等の接合材によって放熱部材40の図2における上面をなす金属箔41に接合されることで、金属箔41と電気接続されると共に放熱部材40の上面に重ねて固定されている。   The die pad 10 is made of a metal material having high thermal conductivity such as copper, for example, and is bonded to the metal foil 41 forming the upper surface in FIG. It is electrically connected and fixed on the upper surface of the heat radiating member 40 in an overlapping manner.

半導体チップ20は、例えばダイオードやトランジスタ等のように通電によって発熱する半導体素子であり、平面視矩形の板状に形成されてその上面及び下面の両方に電極パッドを有して構成されている。この半導体チップ20は、その下面が半田によってダイパッド10の上面に接合されることで、ダイパッド10の上面に重ねて固定されると共に、ダイパッド10に電気接続されている。   The semiconductor chip 20 is a semiconductor element that generates heat when energized, such as a diode or a transistor, and is formed in a rectangular plate shape in plan view and has electrode pads on both the upper and lower surfaces thereof. The lower surface of the semiconductor chip 20 is bonded to the upper surface of the die pad 10 by soldering so that the semiconductor chip 20 is overlaid on the upper surface of the die pad 10 and is electrically connected to the die pad 10.

また、半導体チップ20は上面に形成された電極パッドに接続板21の一端が半田を介して接合されており、これら複数の半導体チップ20のうちいくつかは(この実施形態では2個)、上側の電極パッドから延びる接続板21の他端が当該半導体チップ20を固定されたダイパッド10とは異なる他のダイパッド10に半田を介して接合されている。これにより、半導体チップ20はこれら他のダイパッド10にも電気接続されている。また、半導体チップ20のうち他のいくつかは(この実施形態では2個)、上側の電極パッドから延びる接続板21の他端がリード延長部11の上面に半田を介して接合されることで、リード延長部11に電気接続されている。
ここで、リード延長部11は、ダイパッド10やリード30と同様に、例えば銅などのように熱伝導率の高い金属材料を板状に形成して構成されている。
In addition, one end of the connection plate 21 is joined to the electrode pad formed on the upper surface of the semiconductor chip 20 via solder, and some (two in this embodiment) of the plurality of semiconductor chips 20 are on the upper side. The other end of the connection plate 21 extending from the electrode pad is joined to another die pad 10 different from the die pad 10 to which the semiconductor chip 20 is fixed via solder. Thereby, the semiconductor chip 20 is also electrically connected to these other die pads 10. Some of the other semiconductor chips 20 (two in this embodiment) are joined by soldering the other end of the connection plate 21 extending from the upper electrode pad to the upper surface of the lead extension 11. The lead extension 11 is electrically connected.
Here, like the die pad 10 and the lead 30, the lead extension portion 11 is configured by forming a metal material having a high thermal conductivity, such as copper, in a plate shape.

各リード30は、ダイパッド10と同様に、例えば銅などのように熱伝導率の高い金属材料を帯板状に形成して構成されている。各リード30の長手方向の一端部31は、後述するモールド樹脂50内に埋設される部分であり、半導体チップ20に電気接続されている。なお、各リード30の一端部31は、ダイパッド10が存する面と平行な面に沿って互いに間隔をあけて配されている。
一方、各リード30の他端部32は、モールド樹脂50の側面から外部に突出する部分であり、例えば回路基板に形成されたホールに挿入され、この状態で半田により接合されることで、回路基板に電気接続される。さらに、各リード30は、回路基板のホールにそろって挿入されるよう、先端が同じ長さに揃えられている。なお、それらリードの突出長は、必要に応じて異なっていても良い。
Similar to the die pad 10, each lead 30 is configured by forming a metal material having a high thermal conductivity, such as copper, in a strip shape. One end portion 31 in the longitudinal direction of each lead 30 is a portion embedded in a mold resin 50 described later, and is electrically connected to the semiconductor chip 20. In addition, the one end part 31 of each lead | read | reed 30 is distribute | arranged mutually spaced along the surface parallel to the surface where the die pad 10 exists.
On the other hand, the other end portion 32 of each lead 30 is a portion protruding to the outside from the side surface of the mold resin 50. For example, the lead 32 is inserted into a hole formed in the circuit board and joined by soldering in this state. Electrically connected to the substrate. Further, the tips of the leads 30 are aligned at the same length so as to be inserted along the holes of the circuit board. Note that the protruding lengths of these leads may be different as necessary.

複数のリード30は、ダイパッド10に電気接続される第一リード30Aと、リード延長部11に電気接続される第二リード30Bに大別される。すなわち、第一リード30Aの一端部31は、下方に屈曲された後、ダイパッド10に連結されて電気接続されている。なお、本実施形態では、第一リード30Aとダイパッド10とは一体に形成されている。したがって、第一リード30Aは、ダイパッド10を介して半導体チップ20に電気接続されている。
一方、第二リード30Bの一端部31は、下方に屈曲された後、リード延長部11に連結されて電気接続されている。なお、本実施形態では、第二リード30Bとリード延長部11とが一体に形成されている。したがって、第二リード30Bは、リード延長部11および接続板21を介して半導体チップ20に電気接続されている。
The plurality of leads 30 are roughly classified into a first lead 30A electrically connected to the die pad 10 and a second lead 30B electrically connected to the lead extension portion 11. That is, the one end portion 31 of the first lead 30A is bent downward and then connected to the die pad 10 and electrically connected. In the present embodiment, the first lead 30A and the die pad 10 are integrally formed. Therefore, the first lead 30 </ b> A is electrically connected to the semiconductor chip 20 through the die pad 10.
On the other hand, the one end 31 of the second lead 30B is bent downward and then connected to the lead extension 11 to be electrically connected. In the present embodiment, the second lead 30B and the lead extension 11 are integrally formed. Therefore, the second lead 30 </ b> B is electrically connected to the semiconductor chip 20 via the lead extension portion 11 and the connection plate 21.

モールド樹脂50は、その内部にダイパッド10、半導体チップ20、リード30の一端部31及びリード延長部11を埋設するように、また、リード30の他端部32をモールド樹脂50の外部に突出させるように形成されている。また、モールド樹脂50は、放熱部材40の下面40b側が露出するように、放熱部材40の上面40aを埋設している。   The mold resin 50 has the die pad 10, the semiconductor chip 20, one end 31 of the lead 30, and the lead extension 11 embedded therein, and the other end 32 of the lead 30 protrudes outside the mold resin 50. It is formed as follows. The mold resin 50 embeds the upper surface 40a of the heat radiating member 40 so that the lower surface 40b side of the heat radiating member 40 is exposed.

次に、上記構成の半導体装置1の製造方法の一例について説明する。
半導体装置1を製造する場合には、はじめに、ダイパッド10の半導体チップ20との接合面に対応する領域にそれぞれ半田ペーストを塗布する。
Next, an example of a manufacturing method of the semiconductor device 1 having the above configuration will be described.
When manufacturing the semiconductor device 1, first, a solder paste is applied to each region corresponding to the bonding surface of the die pad 10 with the semiconductor chip 20.

次いで、これらダイパッド10の半田ペーストが塗布された部分に半導体チップ20を載置する。そして、載置した半導体チップ20の上側の電極パッド上に半田ペーストを塗布する。また、ダイパッド10及びリード延長部11の接続板21との接合面に対応する領域に半田ペーストを塗布する。次いで、半導体チップ20上の電極パッド、ダイパッド10及びリード延長部11上のそれぞれの半田ペースト塗布面に、接続板21の一端および他端が合致するよう、該接続板をダイパッド10等上に搭載する。
この状態で、リフローを実施することにより、ダイパッド10及びリード延長部11上に半導体チップ20と該半導体チップ20を電気接続する接続板21が、それぞれ半田を介して所要箇所を接合される。これにより、半導体チップ20に関する電気接続が完了する。
Next, the semiconductor chip 20 is placed on the portion of the die pad 10 where the solder paste is applied. Then, a solder paste is applied on the upper electrode pad of the semiconductor chip 20 placed. In addition, a solder paste is applied to a region corresponding to the joint surface between the die pad 10 and the lead extension 11 and the connection plate 21. Next, the connection plate is mounted on the die pad 10 or the like so that one end and the other end of the connection plate 21 match the electrode pad on the semiconductor chip 20, the die pad 10, and the solder paste application surface on the lead extension portion 11. To do.
In this state, by performing reflow, the semiconductor chip 20 and the connection plate 21 that electrically connects the semiconductor chip 20 are joined to the die pad 10 and the lead extension portion 11 via solder, respectively. Thereby, the electrical connection regarding the semiconductor chip 20 is completed.

また、前記電気接続の工程と同時あるいはその前後に、予め互いに接合されて一体的に形成された、平面視同一形状の金属箔41、絶縁層43、金属板45からなる、放熱部材40の一部の層状部材うち金属箔41について、ダイパッド10及びリード延長部11に対応する領域のみを残すようにエッチング加工を施す。
電気接続及びエッチング加工が終わった後に、残された金属箔41上に半田またはロウ材の接合材を塗布し、それら金属箔41の接合材塗布面上にダイパッド10及びリード延長部11を搭載し、この状態で、例えば所要温度まで加温するよう再度リフローを実施する。このときのリフロー温度は、前記半導体チップ20に関して電気接続したときのリフロー温度より低いものとする。半導体チップ20に関する電気接続箇所の品質を維持するためである。
これにより、金属箔41、絶縁層43、金属板45からなる放熱部材40の一部の層状部材上に、ダイパッド10及びリード延長部11を接合する。
Further, one of the heat radiating members 40 composed of the metal foil 41, the insulating layer 43, and the metal plate 45, which are integrally formed in advance and joined together in advance, at the same time as or before and after the electrical connection step. Etching is performed so that only the region corresponding to the die pad 10 and the lead extension 11 is left in the metal foil 41 among the layered members of the portion.
After the electrical connection and the etching process are finished, a solder or brazing material bonding material is applied onto the remaining metal foil 41, and the die pad 10 and the lead extension 11 are mounted on the bonding material application surface of the metal foil 41. In this state, for example, reflow is performed again to heat up to a required temperature. The reflow temperature at this time is assumed to be lower than the reflow temperature when the semiconductor chip 20 is electrically connected. This is to maintain the quality of the electrical connection location relating to the semiconductor chip 20.
As a result, the die pad 10 and the lead extension 11 are bonded onto a part of the layered member of the heat dissipation member 40 including the metal foil 41, the insulating layer 43, and the metal plate 45.

このとき、前記ダイパッド10及びリード延長部11の下面に塗布した半田等の接合材が溶融して、ダイパッド10並びにリード延長部11と金属箔41との隙間に余すことなく侵入する。その後、溶融したこれら接合材が冷やされて固化するときに、ダイパッド10及びリード延長部11と金属箔41とを接合する。
その後、前記リード30の他端部32を露出させた状態で、半導体チップ20について電気接続した部分、すなわち、リード30の一端部31、前記ダイパッド10の上面、前記半導体チップ20及び接続板21をそれぞれモールド樹脂50により封止する。
なお、放熱フィン46の金属板45への固定は、モールド樹脂50による封止を行なった後に行ってもよく、あるいは、ダイパッド10及びリード延長部11の下面に金属箔41をリフローにより接合する前の工程で行なってもよい。
以上の工程を経て、図1及び図2に示した半導体装置1を製造することができる。
At this time, a bonding material such as solder applied to the lower surfaces of the die pad 10 and the lead extension 11 is melted and penetrates into the gap between the die pad 10 and the lead extension 11 and the metal foil 41. Thereafter, when these molten bonding materials are cooled and solidified, the die pad 10 and the lead extension 11 and the metal foil 41 are bonded.
Thereafter, with the other end portion 32 of the lead 30 exposed, a portion electrically connected to the semiconductor chip 20, that is, one end portion 31 of the lead 30, the upper surface of the die pad 10, the semiconductor chip 20 and the connection plate 21 are connected. Each is sealed with a mold resin 50.
The radiation fins 46 may be fixed to the metal plate 45 after sealing with the mold resin 50, or before the metal foil 41 is joined to the lower surfaces of the die pad 10 and the lead extension 11 by reflow. You may carry out by the process of.
Through the above steps, the semiconductor device 1 shown in FIGS. 1 and 2 can be manufactured.

本実施形態の半導体装置1によれば、ダイパッド10の下面10bに放熱部材40を接合する際に、それらの間に半田等の接合材を介して接合するので、放熱部材40中に介装されている絶縁層43に無用な押圧力が加わって該絶縁層が43変形し、所定厚さよりも薄くなったりあるいは損傷したりすることがない。したがって、絶縁層43について所期の電気的絶縁特性が得られ、ひいては品質の安定した半導体装置が得られる。   According to the semiconductor device 1 of the present embodiment, when the heat radiating member 40 is joined to the lower surface 10b of the die pad 10, it is joined via a joining material such as solder between them, so that it is interposed in the heat radiating member 40. Unnecessary pressing force is applied to the insulating layer 43 to deform the insulating layer 43 so that the insulating layer 43 does not become thinner than a predetermined thickness or is not damaged. Therefore, desired electrical insulation characteristics can be obtained for the insulating layer 43, and as a result, a semiconductor device with stable quality can be obtained.

また、上記半導体装置1によれば、半導体チップ20から生じる熱が、ダイパッド10及びリード延長部11、金属箔41、絶縁層43、金属板45、放熱フィン46を介して直接放散される。したがって、良好な放熱性が確保される。また、ダイパッド10と金属箔41とを半田等の接合材で接合しているため、樹脂製の接着剤を用いて接合する場合に比べ、接合材と接着剤との熱伝導率の差の分だけ高い熱伝達性が得られることなり、この点においても半導体チップ20の良好な放熱性が得られる。   Further, according to the semiconductor device 1, heat generated from the semiconductor chip 20 is directly dissipated through the die pad 10 and the lead extension 11, the metal foil 41, the insulating layer 43, the metal plate 45, and the heat radiation fins 46. Therefore, good heat dissipation is ensured. In addition, since the die pad 10 and the metal foil 41 are joined with a joining material such as solder, the difference in thermal conductivity between the joining material and the adhesive is larger than when joining using a resin adhesive. As a result, a high heat transfer property can be obtained. Also in this respect, a good heat dissipation property of the semiconductor chip 20 can be obtained.

また、本実施形態の半導体装置1では、ダイパッド10とリード延長部11が半導体チップ20及びリード30に電気接続されて半導体装置1の電流経路をなしているが、放熱部材40の金属箔41と金属板45との間に絶縁層43を設けているため、半導体装置1の電流経路が、放熱部材40を介して回路基板に短絡することも防止できる   In the semiconductor device 1 according to the present embodiment, the die pad 10 and the lead extension 11 are electrically connected to the semiconductor chip 20 and the lead 30 to form a current path of the semiconductor device 1. Since the insulating layer 43 is provided between the metal plate 45, the current path of the semiconductor device 1 can be prevented from being short-circuited to the circuit board via the heat dissipation member 40.

また、前記半導体装置1においては、放熱部42を金属板45と放熱フィン46によって構成し、しかも、放熱フィン46として、その平面視形状が絶縁層43や金属板45の平面視形状よりも大きいものを用いているので、半導体チップ20から生じる熱をより積極的に放散することができる。このため、発熱量の比較的大きな半導体装置に用いて好適である。   Further, in the semiconductor device 1, the heat radiating portion 42 is constituted by the metal plate 45 and the heat radiating fin 46, and the planar shape of the radiating fin 46 is larger than the planar shape of the insulating layer 43 and the metal plate 45. Since one is used, the heat generated from the semiconductor chip 20 can be dissipated more positively. Therefore, it is suitable for use in a semiconductor device having a relatively large calorific value.

また、本実施形態の半導体装置1においては、前記リード30が複数互いに間隔をあけて配置され、かつ、該リード30の他端部32がそれぞれ同じ方向へ突出して形成する、いわゆるスルーホール実装タイプの半導体装置であるから、表面実装タイプのものに比べ、リード30を介して回路基板側に応力を逃がすことができるため、回路基板から外れにくい利点が得られる。   In the semiconductor device 1 of the present embodiment, a so-called through-hole mounting type in which a plurality of the leads 30 are spaced apart from each other and the other ends 32 of the leads 30 protrude in the same direction. Therefore, since the stress can be relieved to the circuit board side via the lead 30 as compared with the surface mount type semiconductor device, there is an advantage that it is difficult to be detached from the circuit board.

また、本実施形態の半導体装置1においては、金属箔41の形状をあらかじめダイパッド10やリード延長部11の下面全体に接合するように、それらダイパッド10等の平面視形状と同形状に形成しているから、それら部材同士を接合するときのアライメントが容易になる。
ちなみに、ダイパッド10等の平面視形状より広い金属箔41を用いる場合には、隣接するダイパッド10同士等の短絡が問題になる。またダイパッド10等の平面視形状より狭いものを用いる場合には、ダイパッド10等との高い接合強度が得られなくなるといった問題が生じる。
Further, in the semiconductor device 1 of the present embodiment, the shape of the metal foil 41 is formed in the same shape as the plan view shape of the die pad 10 and the like so as to be bonded to the entire lower surface of the die pad 10 and the lead extension portion 11 in advance. Therefore, alignment when joining these members becomes easy.
Incidentally, when the metal foil 41 wider than the planar view shape of the die pad 10 or the like is used, a short circuit between adjacent die pads 10 or the like becomes a problem. Further, when a die pad 10 or the like that is narrower than the planar view shape is used, there arises a problem that high bonding strength with the die pad 10 or the like cannot be obtained.

さらに、前記半導体装置においては、前記絶縁層43としてポリイミドを用いる場合、絶縁層をエポキシ樹脂で形成する場合と比べて、絶縁層を薄く設定しても、高い絶縁耐圧を確保することが可能となる。また、絶縁層の厚さを薄く設定できることで、半導体チップからの熱を導電性層から金属板に効率よく伝えることができ、半導体チップの熱をさらに効率よく逃がすことが可能となる。   Further, in the semiconductor device, when polyimide is used as the insulating layer 43, it is possible to ensure a high withstand voltage even when the insulating layer is set thinner than when the insulating layer is formed of an epoxy resin. Become. Further, since the thickness of the insulating layer can be set thin, the heat from the semiconductor chip can be efficiently transferred from the conductive layer to the metal plate, and the heat of the semiconductor chip can be released more efficiently.

また、本実施形態の半導体装置1製造方法では、ダイパッド10やリード延長部11の下面の放熱部材40を接合させる際に、ダイパッド等の下面と放熱部材40との間に半田等の接合材を介在させた状態で、該接合部及びその周辺を所定の温度に加温し、ダイパッド10等及び放熱部材の金属箔41を溶融させることなく接合材のみを溶融させてダイパッド10等と放熱部材40とを接合させるから、接合のときに押圧力が加わらないので、放熱部材40中の絶縁層43が変形して所定厚さよりも薄くなったりあるいは損傷したりすることがない。 Further, in the method for manufacturing the semiconductor device 1 of the present embodiment, when the heat dissipation member 40 on the lower surface of the die pad 10 or the lead extension 11 is bonded, a bonding material such as solder is provided between the lower surface of the die pad and the heat dissipation member 40. In the state of interposing, the joining portion and its periphery are heated to a predetermined temperature, and only the joining material is melted without melting the die pad 10 and the metal foil 41 of the heat radiating member, and the die pad 10 and the heat radiating member. 40 is joined, so that no pressing force is applied at the time of joining, so that the insulating layer 43 in the heat radiating member 40 is not deformed to be thinner than a predetermined thickness or damaged.

〔第2実施形態〕
次に、図3を参照して本発明の第2実施形態について説明する。図3は本発明の第2実施形態に係る半導体装置を示す断面図である。
この第2実施形態の半導体装置2は、第1実施形態の半導体装置1と比較して、放熱部材の一部構成のみが異なっている。なお、本実施形態では、第1実施形態の半導体装置1と同一の構成要素について同一符号を付す等して、その説明を省略する。
[Second Embodiment]
Next, a second embodiment of the present invention will be described with reference to FIG. FIG. 3 is a sectional view showing a semiconductor device according to the second embodiment of the present invention.
The semiconductor device 2 according to the second embodiment is different from the semiconductor device 1 according to the first embodiment only in the partial configuration of the heat dissipation member. In the present embodiment, the same components as those of the semiconductor device 1 of the first embodiment are denoted by the same reference numerals, and the description thereof is omitted.

本実施形態の半導体装置2では、放熱部材60の放熱部61として金属板を介装することなく、絶縁層43に直接放熱フィン46を接合する構成になっている。
放熱部材60を構成する金属箔41、絶縁層43並びに放熱フィン46は前記第1実施形態で用いたものと同じものを用いる。
なお、金属箔41及び絶縁層43からなる層状部材の強度が不足する場合には、第1実施形態で用いた金属箔41に比べ、より厚い金属箔41を用いてもよい。
In the semiconductor device 2 of the present embodiment, the heat radiation fins 46 are directly joined to the insulating layer 43 without interposing a metal plate as the heat radiation portion 61 of the heat radiation member 60.
The metal foil 41, the insulating layer 43, and the heat radiating fins 46 constituting the heat radiating member 60 are the same as those used in the first embodiment.
In addition, when the strength of the layered member including the metal foil 41 and the insulating layer 43 is insufficient, a thicker metal foil 41 may be used than the metal foil 41 used in the first embodiment.

本実施形態の半導体装置2によれば、第1実施形態と同様の効果を奏する。
さらに、本実施形態の半導体装置2では、放熱部材60が、金属板を有さず絶縁層43に直接放熱フィン46を接合させる構成であるから、より高い放熱性が得られ、かつ、軽量化並びに構成の簡素化を図ることができる。
According to the semiconductor device 2 of the present embodiment, the same effects as those of the first embodiment can be obtained.
Furthermore, in the semiconductor device 2 of this embodiment, since the heat radiating member 60 has a configuration in which the heat radiating fins 46 are directly joined to the insulating layer 43 without having a metal plate, higher heat dissipation can be obtained and the weight can be reduced. In addition, the configuration can be simplified.

以上、第1、第2実施形態により本発明の詳細を説明したが、本発明は上述した実施形態に限定されるものではなく、本発明の趣旨を逸脱しない範囲において種々の変更を加えることが可能である。
例えば、前記実施形態では、本発明をスルーホール実装タイプの半導体装置1,2に適用した例を示したが、これに限られることなく、表面実装タイプの半導体装置にも本発明は適用可能である。
The details of the present invention have been described above with reference to the first and second embodiments. However, the present invention is not limited to the above-described embodiments, and various modifications can be made without departing from the spirit of the present invention. Is possible.
For example, in the above-described embodiment, the present invention is applied to the through-hole mounting type semiconductor devices 1 and 2. However, the present invention is not limited to this, and the present invention can also be applied to a surface mounting type semiconductor device. is there.

また、前記第1実施形態では放熱部材40の放熱部42を金属板45と放熱フィン46により構成し、第2実施形態では同放熱部61を放熱フィン46のみによって構成したが、これに限られることなく、放熱部を金属板のみによって構成してもよい。
この場合、放熱部として単なる金属板によって構成しているので、半導体チップからの熱を放散する放熱量としては比較的小さくなるものの、製造のための加工が容易となり、また装置のコンパクト化が実現できる。発熱量の比較的小さな半導体装置に用いて好適である。
In the first embodiment, the heat radiating portion 42 of the heat radiating member 40 is constituted by the metal plate 45 and the heat radiating fin 46, and in the second embodiment, the heat radiating portion 61 is constituted by only the heat radiating fin 46. Instead, the heat radiating portion may be constituted only by a metal plate.
In this case, since the heat dissipation part is composed of a simple metal plate, the heat dissipation amount to dissipate the heat from the semiconductor chip is relatively small, but the processing for manufacturing becomes easy and the device is made compact. it can. It is suitable for use in a semiconductor device with a relatively small calorific value.

また、前記第1実施形態1では、ダイパッド10とリード延長部11にそれぞれ放熱部材40の金属箔41を接合させているが、これに限られることなく、リード延長部11を有さない場合には、ダイパッド10のみを金属箔41に接合させてもよい。
また、前記各実施形態1,2では、ダイパッド10とリード30及びリード延長部11とリード30とをそれぞれ一体に構成したが、これに限られることなく、それらを別部材により構成し、後工程でそれらを電気接続する構成にしても良い。
In the first embodiment, the metal foil 41 of the heat radiating member 40 is bonded to the die pad 10 and the lead extension 11 respectively. However, the present invention is not limited to this, and the lead extension 11 is not provided. In this case, only the die pad 10 may be bonded to the metal foil 41.
In each of the first and second embodiments, the die pad 10 and the lead 30 and the lead extension 11 and the lead 30 are integrally formed. However, the present invention is not limited to this, and they are formed by separate members. In such a case, they may be electrically connected.

また、前記実施形態では、3つのダイパッド10と4つの半導体チップ20を備える構成にしたが、これに限られることなく、ダイパッド及び半導体チップは一つであっても、あるいは3,4以外の複数個であってもよく、それらダイパッド等の数は、必要に応じて適宜設定される。   Moreover, in the said embodiment, although it was set as the structure provided with the three die pads 10 and the four semiconductor chips 20, it is not restricted to this, Even if there is one die pad and a semiconductor chip, or multiple other than 3, 4 The number of die pads and the like may be appropriately set as necessary.

1 半導体装置
10 ダイパッド
10a ダイパッドの上面(一面)
10b ダイパッドの下面(他面)
11 リード延長部
20 半導体チップ
21 接続板
30 リード
30A 第一リード
30B 第二リード
31 リードの一端部
32 リードの他端部
40、60 放熱部材
41 金属箔
42、61 放熱部
43 絶縁層
45 金属板
46 放熱フィン
50 モールド樹脂
DESCRIPTION OF SYMBOLS 1 Semiconductor device 10 Die pad 10a Upper surface (one surface) of die pad
10b Die pad underside (other side)
DESCRIPTION OF SYMBOLS 11 Lead extension part 20 Semiconductor chip 21 Connection board 30 Lead 30A First lead 30B Second lead 31 One end part 32 Lead other end part 40, 60 Heat radiation member 41 Metal foil 42, 61 Heat radiation part 43 Insulation layer 45 Metal plate 46 Radiation fin 50 Mold resin

Claims (2)

導電性を有する板状のダイパッドと、
該ダイパッドの一面に固定される半導体チップと、
導電性を有しかつ帯板状に形成されて、その長手方向の一端部が前記半導体チップに電気接続され、前記ダイパッドと一体になったリードと、
前記ダイパッドの他面に接合される放熱部材と、
少なくとも前記リードの他端部が露出するように、該リードの一端部側、前記ダイパッド及び前記半導体チップを封止するモールド樹脂とを備え、
前記放熱部材は、前記ダイパッドの他面に接合材を介して接合される金属箔、前記半導体チップから生じる熱を放散する放熱部、及び前記放熱部と前記金属箔との間に介装され、平坦状の絶縁層を有し、
前記金属箔が、前記ダイパッドの他面全域に接合するように、該ダイパッドの平面視形状と同形状に形成されており、
前記放熱部が、前記絶縁層の前記金属箔とは逆側に接合される金属板と、該金属板の前記絶縁層とは逆側に接合される放熱フィンからなり、
前記放熱フィンが、前記放熱フィンの前記半導体チップ側からの平面視形状が前記絶縁層及び前記金属板の平面視形状よりも大となるように、前記絶縁層及び前記金属板から外方へ張り出すように形成されており、
前記放熱フィンの、前記金属板と接合する接合面と、前記金属板の側面とが、前記モールド樹脂により埋設されておらず、
前記絶縁層及び前記金属板の平面視の形状は互いに等しくなり、前記絶縁層の一面の少なくとも一部は前記モールド樹脂により埋設され、前記絶縁層の側面は前記モールド樹脂により埋設されておらず、
前記リードは下方に屈曲し、屈曲した部分が前記モールド樹脂内に位置づけられ、一端部側が前記ダイパッドに連結されるとともに、他端部側は前記ダイパッドが存する面と平行な面に沿って配置されることを特徴とする半導体装置。
A plate-shaped die pad having conductivity;
A semiconductor chip fixed to one surface of the die pad;
A lead having a conductivity and formed in a strip shape, one end of which is longitudinally connected to the semiconductor chip, integrated with the die pad ;
A heat dissipation member bonded to the other surface of the die pad;
A mold resin for sealing the one end of the lead, the die pad and the semiconductor chip so that at least the other end of the lead is exposed;
The heat dissipating member is interposed between a metal foil bonded to the other surface of the die pad via a bonding material, a heat dissipating part for radiating heat generated from the semiconductor chip, and interposed between the heat dissipating part and the metal foil , Having a flat insulating layer;
The metal foil is formed in the same shape as the planar shape of the die pad so as to be bonded to the entire other surface of the die pad,
The heat dissipating part comprises a metal plate bonded to the opposite side of the metal foil of the insulating layer, and a heat radiating fin bonded to the opposite side of the insulating layer of the metal plate,
The radiating fin is extended outward from the insulating layer and the metal plate so that a planar view shape of the radiating fin from the semiconductor chip side is larger than a planar view shape of the insulating layer and the metal plate. It is formed so that
The joining surface of the heat radiating fin, which is joined to the metal plate, and the side surface of the metal plate are not embedded by the mold resin ,
The shapes of the insulating layer and the metal plate in plan view are equal to each other, at least a part of one surface of the insulating layer is embedded with the mold resin, and the side surface of the insulating layer is not embedded with the mold resin,
The lead is bent downward, the bent portion is positioned in the mold resin, one end side is connected to the die pad, and the other end side is arranged along a plane parallel to the surface on which the die pad exists. wherein a that.
前記モールド樹脂、前記絶縁層及び前記金属板の平面視の形状は、互いに等しくなることを特徴とする請求項1に記載の半導体装置。The semiconductor device according to claim 1, wherein shapes of the mold resin, the insulating layer, and the metal plate in plan view are equal to each other.
JP2011207796A 2011-09-22 2011-09-22 Semiconductor device Expired - Fee Related JP6154987B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011207796A JP6154987B2 (en) 2011-09-22 2011-09-22 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011207796A JP6154987B2 (en) 2011-09-22 2011-09-22 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2013069899A JP2013069899A (en) 2013-04-18
JP6154987B2 true JP6154987B2 (en) 2017-06-28

Family

ID=48475227

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011207796A Expired - Fee Related JP6154987B2 (en) 2011-09-22 2011-09-22 Semiconductor device

Country Status (1)

Country Link
JP (1) JP6154987B2 (en)

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151777A (en) * 1989-03-03 1992-09-29 Delco Electronics Corporation Interface device for thermally coupling an integrated circuit to a heat sink
JPH0617249U (en) * 1992-07-29 1994-03-04 サンケン電気株式会社 Semiconductor device
JPH09186269A (en) * 1996-01-05 1997-07-15 Hitachi Ltd Semiconductor device
JP2003168769A (en) * 2001-11-30 2003-06-13 Mitsubishi Electric Corp Power semiconductor device
JP3924481B2 (en) * 2002-03-08 2007-06-06 ローム株式会社 Semiconductor device using semiconductor chip
JP2007288054A (en) * 2006-04-19 2007-11-01 Toyota Motor Corp Power module
JP5153684B2 (en) * 2009-02-27 2013-02-27 三菱電機株式会社 Semiconductor device and manufacturing method of semiconductor device

Also Published As

Publication number Publication date
JP2013069899A (en) 2013-04-18

Similar Documents

Publication Publication Date Title
JP4438489B2 (en) Semiconductor device
JP5344888B2 (en) Semiconductor device
JP4635564B2 (en) Semiconductor device
JP5271886B2 (en) Semiconductor device and manufacturing method thereof
JP5279632B2 (en) Semiconductor module
JP6021504B2 (en) Printed wiring board, printed circuit board, and printed circuit board manufacturing method
WO2012157583A1 (en) Semiconductor device and manufacturing method thereof
JP6743916B2 (en) Semiconductor device and method of manufacturing semiconductor device
EP3093885A1 (en) Semiconductor device and semiconductor device manufacturing method
JP4545022B2 (en) Circuit device and manufacturing method thereof
JP2011155088A (en) Semiconductor device module
JP5885630B2 (en) Printed board
JP6150866B2 (en) Power semiconductor device
JP2007281274A (en) Semiconductor device
JP6200759B2 (en) Semiconductor device and manufacturing method thereof
JP6048238B2 (en) Electronic equipment
US20070096317A1 (en) Semiconductor device featuring electrode terminals forming superior heat-radiation system
JP2013062282A (en) Semiconductor device
JP6873157B2 (en) How to manufacture a thermal block assembly, an LED device with it, and a thermal block assembly
JP6154987B2 (en) Semiconductor device
JP6477105B2 (en) Semiconductor device
JP7329919B2 (en) Semiconductor device, method for manufacturing semiconductor device, and clip lead
JP2014072314A (en) Semiconductor device and semiconductor device manufacturing method
JP5145168B2 (en) Semiconductor device
JP2013069911A (en) Semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140523

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150707

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150904

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160404

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20160412

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20160520

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20160727

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170214

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170605

R150 Certificate of patent or registration of utility model

Ref document number: 6154987

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees