JP6017275B2 - 半導体基板のエッチング方法及び半導体素子の製造方法 - Google Patents

半導体基板のエッチング方法及び半導体素子の製造方法 Download PDF

Info

Publication number
JP6017275B2
JP6017275B2 JP2012251443A JP2012251443A JP6017275B2 JP 6017275 B2 JP6017275 B2 JP 6017275B2 JP 2012251443 A JP2012251443 A JP 2012251443A JP 2012251443 A JP2012251443 A JP 2012251443A JP 6017275 B2 JP6017275 B2 JP 6017275B2
Authority
JP
Japan
Prior art keywords
etching
layer
substrate
etching method
mass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012251443A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014099559A (ja
Inventor
祐継 室
祐継 室
上村 哲也
上村  哲也
稲葉 正
正 稲葉
篤史 水谷
篤史 水谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Corp
Original Assignee
Fujifilm Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujifilm Corp filed Critical Fujifilm Corp
Priority to JP2012251443A priority Critical patent/JP6017275B2/ja
Priority to PCT/JP2013/080655 priority patent/WO2014077270A1/ja
Priority to TW102141371A priority patent/TWI605106B/zh
Publication of JP2014099559A publication Critical patent/JP2014099559A/ja
Application granted granted Critical
Publication of JP6017275B2 publication Critical patent/JP6017275B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/0206Cleaning during device manufacture during, before or after processing of insulating layers
    • H01L21/02063Cleaning during device manufacture during, before or after processing of insulating layers the processing being the formation of vias or contact holes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Chemical & Material Sciences (AREA)
  • Weting (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • ing And Chemical Polishing (AREA)
JP2012251443A 2012-11-15 2012-11-15 半導体基板のエッチング方法及び半導体素子の製造方法 Active JP6017275B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2012251443A JP6017275B2 (ja) 2012-11-15 2012-11-15 半導体基板のエッチング方法及び半導体素子の製造方法
PCT/JP2013/080655 WO2014077270A1 (ja) 2012-11-15 2013-11-13 半導体基板のエッチング方法及び半導体素子の製造方法
TW102141371A TWI605106B (zh) 2012-11-15 2013-11-14 蝕刻液、半導體基板的蝕刻方法及半導體元件的製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012251443A JP6017275B2 (ja) 2012-11-15 2012-11-15 半導体基板のエッチング方法及び半導体素子の製造方法

Publications (2)

Publication Number Publication Date
JP2014099559A JP2014099559A (ja) 2014-05-29
JP6017275B2 true JP6017275B2 (ja) 2016-10-26

Family

ID=50731181

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012251443A Active JP6017275B2 (ja) 2012-11-15 2012-11-15 半導体基板のエッチング方法及び半導体素子の製造方法

Country Status (3)

Country Link
JP (1) JP6017275B2 (zh)
TW (1) TWI605106B (zh)
WO (1) WO2014077270A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI705132B (zh) 2015-10-08 2020-09-21 日商三菱瓦斯化學股份有限公司 半導體元件之洗淨用液體組成物、半導體元件之洗淨方法及半導體元件之製造方法
TWI816635B (zh) 2015-10-15 2023-10-01 日商三菱瓦斯化學股份有限公司 半導體元件之洗淨用液體組成物、半導體元件之洗淨方法及半導體元件之製造方法
KR102506218B1 (ko) * 2016-05-03 2023-03-06 동우 화인켐 주식회사 질화티타늄 막의 식각액 조성물
CN115011347B (zh) * 2022-06-30 2023-12-29 湖北兴福电子材料股份有限公司 一种氮化铝和钨的选择性蚀刻液

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07281445A (ja) * 1994-04-11 1995-10-27 Toshiba Corp 半導体装置
JP3235549B2 (ja) * 1997-11-07 2001-12-04 ヤマハ株式会社 導電層形成法
WO2006110279A1 (en) * 2005-04-08 2006-10-19 Sachem, Inc. Selective wet etching of metal nitrides
JP5347237B2 (ja) * 2007-05-15 2013-11-20 三菱瓦斯化学株式会社 洗浄用組成物
JP5037442B2 (ja) * 2008-06-25 2012-09-26 東京応化工業株式会社 窒化チタン除去液、窒化チタン被膜の除去方法、及び窒化チタン除去液の製造方法

Also Published As

Publication number Publication date
TWI605106B (zh) 2017-11-11
TW201428088A (zh) 2014-07-16
JP2014099559A (ja) 2014-05-29
WO2014077270A1 (ja) 2014-05-22

Similar Documents

Publication Publication Date Title
JP6017273B2 (ja) 半導体基板のエッチング方法及び半導体素子の製造方法
TWI602905B (zh) 半導體基板的蝕刻液、使用其的蝕刻方法及半導體元件的製造方法
JP6063206B2 (ja) エッチング液、これを用いたエッチング方法及び半導体素子の製造方法
TWI605156B (zh) 蝕刻液、使用其的蝕刻方法及半導體元件的製造方法
JP5396514B2 (ja) エッチング方法及びこれに用いられるエッチング液、これを用いた半導体基板製品の製造方法
TWI611046B (zh) 半導體基板的蝕刻方法、蝕刻液及半導體元件的製造方法以及蝕刻液套組
JP6017275B2 (ja) 半導体基板のエッチング方法及び半導体素子の製造方法
JP6198384B2 (ja) 半導体基板のエッチング方法及び半導体素子の製造方法
KR101630654B1 (ko) 에칭방법, 이것을 사용한 반도체 기판 제품 및 반도체 소자의 제조방법

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150403

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160607

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160729

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160913

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160928

R150 Certificate of patent or registration of utility model

Ref document number: 6017275

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250