JP5804762B2 - Piezoelectric device - Google Patents

Piezoelectric device Download PDF

Info

Publication number
JP5804762B2
JP5804762B2 JP2011101376A JP2011101376A JP5804762B2 JP 5804762 B2 JP5804762 B2 JP 5804762B2 JP 2011101376 A JP2011101376 A JP 2011101376A JP 2011101376 A JP2011101376 A JP 2011101376A JP 5804762 B2 JP5804762 B2 JP 5804762B2
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit element
main surface
substrate portion
piezoelectric device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011101376A
Other languages
Japanese (ja)
Other versions
JP2012235243A (en
Inventor
順平 小村
順平 小村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Crystal Device Corp
Original Assignee
Kyocera Crystal Device Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Crystal Device Corp filed Critical Kyocera Crystal Device Corp
Priority to JP2011101376A priority Critical patent/JP5804762B2/en
Publication of JP2012235243A publication Critical patent/JP2012235243A/en
Application granted granted Critical
Publication of JP5804762B2 publication Critical patent/JP5804762B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は、例えば、圧電振動素子等の圧電素子を有する圧電デバイスに関するものである。 The present invention relates to a piezoelectric device having a piezoelectric element such as a piezoelectric vibration element.

従来より、携帯用通信機器等の電子機器に圧電デバイスが用いられている。このような 従来の圧電デバイス200は、図4、図5に示されるように、その例として素子搭載部材210、集積回路素子220、圧電素子230、蓋部材240とから主に構成されている。 Conventionally, piezoelectric devices have been used in electronic devices such as portable communication devices. As shown in FIGS. 4 and 5, such a conventional piezoelectric device 200 mainly includes an element mounting member 210, an integrated circuit element 220, a piezoelectric element 230, and a lid member 240 as an example.

図4に示されるように、素子搭載部材210は、基板部211と2つの壁部212、213とで主に構成されている。この素子搭載部材210は、基板部211の一方の主面に壁部212が設けられて凹部空間K1が形成され、基板部211の他方の主面に壁部213が設けられて凹部空間K2が形成される。その凹部空間K1内に露出する基板部211の一方の主面には、図4に示されるように、導電性接着剤232を介して圧電素子搭載パッド215に電気的に接続される一対の励振用電極を表裏主面に有した圧電素子230が収容されている。この圧電素子230を囲繞する素子搭載部材210の壁部212の頂面には金属製の蓋部材240を被せられ、接合されている。これにより、凹部空間K1が気密封止されている。 As shown in FIG. 4, the element mounting member 210 is mainly configured by a substrate portion 211 and two wall portions 212 and 213. In the element mounting member 210, a wall portion 212 is provided on one main surface of the substrate portion 211 to form a recessed space K1, and a wall portion 213 is provided on the other main surface of the substrate portion 211, so that the recessed space K2 is formed. It is formed. As shown in FIG. 4, a pair of excitations electrically connected to the piezoelectric element mounting pad 215 via a conductive adhesive 232 are formed on one main surface of the substrate portion 211 exposed in the recessed space K1. A piezoelectric element 230 having electrodes for the front and back main surfaces is accommodated. The top surface of the wall portion 212 of the element mounting member 210 surrounding the piezoelectric element 230 is covered with a metal lid member 240 and joined. Thereby, the recessed space K1 is hermetically sealed.

また、図5に示されるように、凹部空間K2内に露出する基板部211の他方の主面には、複数の集積回路素子搭載パッド218と一対の圧電素子測定用パッド214が設けられている。複数の集積回路素子搭載パッド218上には、半田等の導電性接合材222を介して基板部211に接続される集積回路素子220が搭載されている。例えば、図4に示されるように、圧電デバイス200には、基板部211の他方の主面と集積回路素子220の回路形成面間に充填部材250を充填するのが一般的である(例えば、特許文献1参照)。   Also, as shown in FIG. 5, a plurality of integrated circuit element mounting pads 218 and a pair of piezoelectric element measurement pads 214 are provided on the other main surface of the substrate portion 211 exposed in the recessed space K2. . On the plurality of integrated circuit element mounting pads 218, an integrated circuit element 220 connected to the substrate portion 211 via a conductive bonding material 222 such as solder is mounted. For example, as shown in FIG. 4, the piezoelectric device 200 is generally filled with a filling member 250 between the other main surface of the substrate portion 211 and the circuit formation surface of the integrated circuit element 220 (for example, Patent Document 1).

ここで、集積回路素子220は、回路形成面を基板部211に向けて素子搭載部材210に取着させているため、集積回路素子220と素子搭載部材210との間に充填部材250を充填して、回路形成面を保護するようにしている。かかる圧電デバイス200をマザーボード等の外部配線基板上に載置させた上、素子搭載部材210の下面に設けられている外部接続端子216を外部配線基板の配線に半田接合することにより圧電デバイス200が外部配線基板上に接続される。   Here, since the integrated circuit element 220 is attached to the element mounting member 210 with the circuit formation surface facing the substrate portion 211, the filling member 250 is filled between the integrated circuit element 220 and the element mounting member 210. Thus, the circuit forming surface is protected. The piezoelectric device 200 is mounted on an external wiring board such as a motherboard, and the external connection terminals 216 provided on the lower surface of the element mounting member 210 are solder-bonded to the wiring of the external wiring board. Connected on the external wiring board.

なお、素子搭載部材210は、通常、セラミック材料によって形成されており、その内部や表面には配線導体が形成され、従来周知のセラミックグリーンシート積層法等を採用することにより製作される。 The element mounting member 210 is usually made of a ceramic material, and a wiring conductor is formed inside or on the surface of the element mounting member 210. The element mounting member 210 is manufactured by employing a conventionally known ceramic green sheet lamination method or the like.

特開2005−6171号公報JP 2005-6171 A

しかしながら、上述した従来の圧電デバイス200は、集積回路素子220が素子搭載部材210の凹部空間K2に配置されている場合、圧電デバイス200が小型化するにつれ、素子搭載部材210の壁部213と集積回路素子220間の隙間が狭くなり、この隙間に充填部材250を充填するための充填用ノズルの先端が入れられなくなっていた。その結果、従来の圧電デバイス200は、集積回路素子220と素子搭載部材210の基板部211の間に充填部材250が十分に入らず、集積回路素子220の回路形成面の反対面(下面)に充填部材250が付着するという欠点を有していた。 However, when the integrated circuit element 220 is disposed in the recessed space K2 of the element mounting member 210, the conventional piezoelectric device 200 described above is integrated with the wall portion 213 of the element mounting member 210 as the piezoelectric device 200 is downsized. The gap between the circuit elements 220 is narrowed, and the tip of the filling nozzle for filling the filling member 250 cannot be inserted into the gap. As a result, in the conventional piezoelectric device 200, the filling member 250 does not sufficiently enter between the integrated circuit element 220 and the substrate portion 211 of the element mounting member 210, and the opposite surface (lower surface) of the circuit formation surface of the integrated circuit element 220. The filling member 250 has a drawback that it adheres.

そこで、本発明では、前記した問題を解決し、集積回路素子と素子搭載部材の基板部との間に充填部材が十分に設けられており、信頼性の向上された圧電デバイスを提供することを課題とする。 Accordingly, the present invention provides a piezoelectric device that solves the above-described problems and that has a sufficient filling member between the integrated circuit element and the substrate portion of the element mounting member, and has improved reliability. Let it be an issue.

本発明の一つの態様による圧電デバイスは、
基板部と前記基板部の主面に設けられた二つの壁部とを有する素子搭載部材と、
前記素子搭載部材の前記基板部の一方の主面に実装された圧電素子と、
前記基板部の他方の主面に設けられた集積回路素子と、
前記基板部の前記他方の主面および前記集積回路素子の間に設けられた充填部材とを備えており、
前記素子搭載部材は、前記基板部の前記他方の主面に設けられている前記壁部から前記集積回路素子の方向へ突出している凸部を有しており、
前記凸部の前記基板部の前記他方の主面からの高さが、
前記集積回路素子の前記基板部の前記他方の主面からの高さより高く、
前記基板部の前記他方の主面に設けられている前記壁部の、前記基板部の前記他方の主面からの高さよりも低く形成されていることを特徴とする。
A piezoelectric device according to one aspect of the present invention includes:
An element mounting member having a substrate portion and two wall portions provided on both main surfaces of the substrate portion;
A piezoelectric element mounted on one main surface of the substrate portion of the element mounting member;
An integrated circuit element provided on the other main surface of the substrate portion;
Equipped with a filling member that is provided between the other main surface and the integrated circuit element of the substrate section,
The element mounting member has a convex portion protruding in the direction of the integrated circuit element from the wall portion provided on the other main surface of the substrate portion ,
The height of the convex portion from the other main surface of the substrate portion is
Higher than the height from the other main surface of the substrate portion of the integrated circuit element;
The wall portion provided on the other main surface of the substrate portion is formed to be lower than a height from the other main surface of the substrate portion .

このように、発明の一つの態様による圧電デバイスは、
基板部と前記基板部の主面に設けられた二つの壁部とを有する素子搭載部材と、
前記素子搭載部材の前記基板部の一方の主面に実装された圧電素子と、
前記基板部の他方の主面に設けられた集積回路素子と、
前記基板部の前記他方の主面および前記集積回路素子の間に設けられた充填部材とを備えており、
前記素子搭載部材は、前記基板部の前記他方の主面に設けられている前記壁部から前記集積回路素子の方向へ突出している凸部を有しており、
前記凸部の前記基板部の前記他方の主面からの高さが、
前記集積回路素子の前記基板部の前記他方の主面からの高さより高く、
前記基板部の前記他方の主面に設けられている前記壁部の、前記基板部の前記他方の主面からの高さよりも低く形成されている
これにより、本発明の圧電デバイスは、集積回路素子の回路形成面の反対面(下面)に充填部材が付着することなく、
集積回路素子と壁部との間に設けられている凸部との間を充填部材の毛細管現象により、
充填部材を集積回路素子と基板部の他方の主面との間に流入させることができる。
よって、本発明の一つの態様による圧電デバイスは、集積回路素子と素子搭載部材の基板部の他方の主面との間に充填部材が十分に設けられており、
信頼性を向上させることができる。
Thus, a piezoelectric device according to one aspect of the invention is
An element mounting member having a substrate portion and two wall portions provided on both main surfaces of the substrate portion;
A piezoelectric element mounted on one main surface of the substrate portion of the element mounting member;
An integrated circuit element provided on the other main surface of the substrate portion;
Equipped with a filling member that is provided between the other main surface and the integrated circuit element of the substrate section,
The element mounting member has a convex portion protruding in the direction of the integrated circuit element from the wall portion provided on the other main surface of the substrate portion ,
The height of the convex portion from the other main surface of the substrate portion is
Higher than the height from the other main surface of the substrate portion of the integrated circuit element;
The wall portion provided on the other main surface of the substrate portion is formed lower than the height of the substrate portion from the other main surface .
As a result, the piezoelectric device of the present invention has a filling member not attached to the opposite surface (lower surface) of the circuit formation surface of the integrated circuit element,
The capillarity of the filling member between the integrated circuit element and the convex portion provided between the wall portion,
The filling member can be allowed to flow between the integrated circuit element and the other main surface of the substrate portion.
Therefore, in the piezoelectric device according to one aspect of the present invention, the filling member is sufficiently provided between the integrated circuit element and the other main surface of the substrate portion of the element mounting member,
Reliability can be improved.

本発明の実施形態に係る圧電デバイスの一例を示した断面図である。It is sectional drawing which showed an example of the piezoelectric device which concerns on embodiment of this invention. 本発明の圧電デバイスを構成する素子搭載部材の基板部の他方の主面を示す平面図である。It is a top view which shows the other main surface of the board | substrate part of the element mounting member which comprises the piezoelectric device of this invention. 本発明の実施形態に係る圧電デバイスの一例を示した部分断面図である。It is the fragmentary sectional view showing an example of the piezoelectric device concerning the embodiment of the present invention. 従来の圧電デバイスの一例を示した断面図である。It is sectional drawing which showed an example of the conventional piezoelectric device. 従来の圧電デバイスを構成する素子搭載部材の基板部の他方の主面を示す平面図である。It is a top view which shows the other main surface of the board | substrate part of the element mounting member which comprises the conventional piezoelectric device.

以下、本発明の実施の形態に係る圧電デバイスを、添付図面に基づいて詳細に説明する。尚、各構成要素について、状態をわかりやすくするために誇張して図示している。本発明の圧電デバイスの一例を示す断面図を図1に示す。また、本発明の圧電デバイスを構成する素子搭載部材の基板部の他方の主面を示す平面図を図2に示す。また、本発明の圧電デバイスの一例を示す部分断面図を図3に示す。本発明の圧電デバイス100は、図1に示されるように、素子搭載部材110、集積回路素子120、圧電素子130、蓋部材140とから主に構成されている。   Hereinafter, a piezoelectric device according to an embodiment of the present invention will be described in detail with reference to the accompanying drawings. Note that each component is exaggerated for easy understanding of the state. A sectional view showing an example of the piezoelectric device of the present invention is shown in FIG. Moreover, the top view which shows the other main surface of the board | substrate part of the element mounting member which comprises the piezoelectric device of this invention is shown in FIG. Moreover, the fragmentary sectional view which shows an example of the piezoelectric device of this invention is shown in FIG. As shown in FIG. 1, the piezoelectric device 100 of the present invention mainly includes an element mounting member 110, an integrated circuit element 120, a piezoelectric element 130, and a lid member 140.

図1に示されるように、素子搭載部材110は、基板部111と2つの壁部112、113とで主に構成されている。この素子搭載部材110は、基板部111の一方の主面に壁部112が設けられて凹部空間K1が形成され、基板部111の他方の主面に壁部113が設けられて凹部空間K2が形成される。なお、素子搭載部材110は、通常、セラミック材料によって形成されており、その内部や表面には配線導体が形成され、セラミックグリーンシート積層法等より製作される。   As shown in FIG. 1, the element mounting member 110 mainly includes a substrate part 111 and two wall parts 112 and 113. In this element mounting member 110, a wall portion 112 is provided on one main surface of the substrate portion 111 to form a recessed space K1, and a wall portion 113 is provided on the other main surface of the substrate portion 111 to provide a recessed space K2. It is formed. The element mounting member 110 is usually formed of a ceramic material, and a wiring conductor is formed inside or on the surface thereof, and is manufactured by a ceramic green sheet laminating method or the like.

その凹部空間K1内に露出する基板部111の一方の主面には、図1に示されるように、導電性接着剤132を介して圧電素子搭載パッド115に電気的に接続される一対の励振用電極(図示せず)を表裏主面に有した圧電素子130が収容されている。この圧電素子130を囲繞する素子搭載部材110の壁部112の頂面には、金属製の蓋部材140を被せられ、接合されている。これにより、凹部空間K1が気密封止されている。   As shown in FIG. 1, a pair of excitations that are electrically connected to the piezoelectric element mounting pad 115 via a conductive adhesive 132 are formed on one main surface of the substrate 111 exposed in the recessed space K1. A piezoelectric element 130 having main electrodes (not shown) on the front and back main surfaces is accommodated. The top surface of the wall portion 112 of the element mounting member 110 surrounding the piezoelectric element 130 is covered with and bonded to a metal lid member 140. Thereby, the recessed space K1 is hermetically sealed.

また、図1、図2に示されるように、凹部空間K2内に露出する基板部111の他方の主面には、複数の集積回路素子搭載パッド118と一対の圧電素子測定用パッド114が設けられている。また、複数の集積回路素子搭載パッド118上には、半田等の導電性接合材122を介して接続される集積回路素子120が搭載されている。   As shown in FIGS. 1 and 2, a plurality of integrated circuit element mounting pads 118 and a pair of piezoelectric element measurement pads 114 are provided on the other main surface of the substrate portion 111 exposed in the recessed space K2. It has been. On the plurality of integrated circuit element mounting pads 118, the integrated circuit element 120 connected via a conductive bonding material 122 such as solder is mounted.

図1、図2に示されるように、本発明の圧電デバイス100は、集積回路素子120と壁部113の間に、壁部113から集積回路素子120の方向に突出する凸部117が形成されている。また、壁部113の端面には、外部接続端子116が設けられている。外部接続端子116は、マザーボード等の外部配線基板の配線に圧電デバイス100を接続するための端子である。また、外部接続端子116と外部配線基板との接続は、例えば半田等の導電性接合材が用いられる。また、圧電デバイス100には、基板部111の他方の主面と集積回路素子120の回路形成面間に充填部材150が充填されている。 As shown in FIGS. 1 and 2, in the piezoelectric device 100 of the present invention, a convex portion 117 protruding from the wall portion 113 toward the integrated circuit element 120 is formed between the integrated circuit element 120 and the wall portion 113. ing. An external connection terminal 116 is provided on the end surface of the wall 113. The external connection terminal 116 is a terminal for connecting the piezoelectric device 100 to a wiring of an external wiring board such as a mother board. For connection between the external connection terminal 116 and the external wiring board, for example, a conductive bonding material such as solder is used. The piezoelectric device 100 is filled with a filling member 150 between the other main surface of the substrate portion 111 and the circuit forming surface of the integrated circuit element 120.

集積回路素子120は、回路形成面を素子搭載部材110の表面側に向けて素子搭載部材110に取着されている。このため、集積回路素子120と素子搭載部材110との間には、充填部材150を充填して回路形成面を保護するようにしている。また、集積回路素子120は、例えば、単結晶シリコンのインゴットを所定厚みにスライスして得られたシリコンウエハの一主面に従来周知の半導体製造技術によって、発振回路等の電子回路や電極パッド等を形成することによって製作される。   The integrated circuit element 120 is attached to the element mounting member 110 with the circuit formation surface facing the surface side of the element mounting member 110. Therefore, a filling member 150 is filled between the integrated circuit element 120 and the element mounting member 110 to protect the circuit formation surface. In addition, the integrated circuit element 120 is formed on one main surface of a silicon wafer obtained by slicing a single crystal silicon ingot to a predetermined thickness, for example, an electronic circuit such as an oscillation circuit, an electrode pad, or the like by a conventionally well-known semiconductor manufacturing technique. It is manufactured by forming.

また、図1に示されるように、本発明の圧電デバイス100の壁部112から集積回路素子120の方向へ突出した凸部117は、基板部111の主面からの高さが、集積回路素子120の基板部111の主面からの高さよりも高く、壁部113の基板部111の主面からの高さよりも低く形成されている。即ち、図3に示されるように、基板部111の主面から壁部113までの高さをKB、基板部111の主面から集積回路素子120までの高さをICとすると、凸部117の高さHは、集積回路素子120の高さICよりも高く、壁部113の高さKBよりも低く形成されている。また、凸部117は、素子搭載部材110と同様にセラミック材料によって形成されており、セラミックグリーンシート積層法等より製作される。   Further, as shown in FIG. 1, the convex portion 117 protruding from the wall portion 112 of the piezoelectric device 100 of the present invention toward the integrated circuit element 120 has a height from the main surface of the substrate portion 111 so that the integrated circuit element has a height. The height of 120 from the main surface of the substrate portion 111 is higher than the height of the wall 113 from the main surface of the substrate portion 111. That is, as shown in FIG. 3, when the height from the main surface of the substrate portion 111 to the wall portion 113 is KB and the height from the main surface of the substrate portion 111 to the integrated circuit element 120 is IC, the convex portion 117. The height H is higher than the height IC of the integrated circuit element 120 and is lower than the height KB of the wall 113. Further, the convex portion 117 is formed of a ceramic material similarly to the element mounting member 110, and is manufactured by a ceramic green sheet laminating method or the like.

充填部材150は、エポキシ樹脂等からなり、図1に示されるように、集積回路素子120と素子搭載部材110との間に充填され、集積回路素子120の回路形成面(上面)を被覆している。これにより、集積回路素子120の回路形成面(上面)が充填部材150によって大気中の水分等によって腐食されるのを有効に防止することが可能となる。また、本発明の圧電デバイス100は、集積回路素子120を収容する素子搭載部材110に対する集積回路素子120の取着強度が向上される。 The filling member 150 is made of an epoxy resin or the like, and is filled between the integrated circuit element 120 and the element mounting member 110 and covers the circuit formation surface (upper surface) of the integrated circuit element 120 as shown in FIG. Yes. Thereby, it is possible to effectively prevent the circuit formation surface (upper surface) of the integrated circuit element 120 from being corroded by moisture in the atmosphere by the filling member 150. Further, in the piezoelectric device 100 of the present invention, the attachment strength of the integrated circuit element 120 to the element mounting member 110 that houses the integrated circuit element 120 is improved.

このような圧電デバイス100の充填部材150の充填方法について説明する。本発明の実施形態に係る圧電デバイス100の一例を示した部分断面図を図3に示す。例えば、本発明の圧電デバイス100は、外形寸法を2520タイプ(2.5*2.0mm)以下、高さ1.0mm程度とする。また、充填部材150を充填するための充填用ノズル160は、図3に示されるようにノズル径D1を直径0.45mm程度、ノズル先端部分のノズル径D2を0.23mm程度とする。 A filling method of the filling member 150 of the piezoelectric device 100 will be described. FIG. 3 is a partial sectional view showing an example of the piezoelectric device 100 according to the embodiment of the present invention. For example, the piezoelectric device 100 of the present invention has outer dimensions of 2520 type (2.5 * 2.0 mm) or less and a height of about 1.0 mm. Further, as shown in FIG. 3, the filling nozzle 160 for filling the filling member 150 has a nozzle diameter D1 of about 0.45 mm in diameter and a nozzle diameter D2 of the nozzle tip portion of about 0.23 mm.

また、2520タイプ(2.5*2.0mm)圧電デバイス100は、集積回路素子120のチップサイズが1.4*1.2mm程度、壁部113の厚みが0.2〜0.3mm程度となる。以上の寸法より、2520タイプの圧電デバイス100は、集積回路素子120と壁部113との間隔が0.1〜0.2mm程度となり、充填用ノズル160の先端D2(0.23mm)を集積回路素子120と壁部113との間に入れるのが不可能な状態となる。   In addition, the 2520 type (2.5 * 2.0 mm) piezoelectric device 100 has a chip size of the integrated circuit element 120 of about 1.4 * 1.2 mm and a thickness of the wall 113 of about 0.2 to 0.3 mm. Become. From the above dimensions, in the 2520 type piezoelectric device 100, the distance between the integrated circuit element 120 and the wall 113 is about 0.1 to 0.2 mm, and the tip D2 (0.23 mm) of the filling nozzle 160 is connected to the integrated circuit. It becomes impossible to put between the element 120 and the wall 113.

したがって、前記の2520タイプ(2.5*2.0mm)以下の小型の圧電デバイス100では、充填部材150の充填を集積回路素子120の上面から部分的に行うことになる。その際、本発明の圧電デバイス100は、図3に示されるように集積回路素子120と壁部113の間に、壁部113から集積回路素子120の方向に突出する凸部117を設けたことで、集積回路素子120と凸部117間の間隔が狭くなっている。これにより、本発明の圧電デバイス100は、充填部材150が毛細管現象により、凸部117の上面から側面に伝わり、集積回路素子120と素子搭載部材110との間に入り込むことになる。よって、本発明の圧電デバイス100は、充填部材150の充填を容易かつ確実に行うことができる。ここで、本発明の圧電デバイス100は、壁部113から集積回路素子120方向に突出する凸部117の幅が0.05〜0.1mm程度であり、集積回路素子120と凸部117との間隔Wが0.05〜0.1mm程度となる。 Therefore, in the small piezoelectric device 100 of the 2520 type (2.5 * 2.0 mm) or less, the filling member 150 is partially filled from the upper surface of the integrated circuit element 120. At that time, as shown in FIG. 3, the piezoelectric device 100 of the present invention is provided with a convex portion 117 protruding from the wall 113 toward the integrated circuit element 120 between the integrated circuit element 120 and the wall 113. Thus, the interval between the integrated circuit element 120 and the convex portion 117 is narrow. Accordingly, in the piezoelectric device 100 of the present invention, the filling member 150 is transmitted from the upper surface to the side surface of the convex portion 117 due to a capillary phenomenon, and enters between the integrated circuit element 120 and the element mounting member 110. Therefore, the piezoelectric device 100 of the present invention can easily and reliably fill the filling member 150. Here, in the piezoelectric device 100 of the present invention, the width of the convex portion 117 protruding in the direction of the integrated circuit element 120 from the wall portion 113 is about 0.05 to 0.1 mm, and the integrated circuit element 120 and the convex portion 117 The interval W is about 0.05 to 0.1 mm.

このように、従来の圧電デバイス200では、充填用ノズル160の先端D2(0.23mm)が、集積回路素子220と壁部213との間に入らず充填部材250の充填に手間がかかっていた。これに対し、本発明の実施形態に係る圧電デバイス100は、集積回路素子120と凸部117の間隔が狭くなることによる充填部材150の毛細管現象により、充填部材150の充填を容易に行うことができる。 Thus, in the conventional piezoelectric device 200, the tip D2 (0.23 mm) of the filling nozzle 160 does not enter between the integrated circuit element 220 and the wall portion 213, and it takes time to fill the filling member 250. . On the other hand, the piezoelectric device 100 according to the embodiment of the present invention can easily fill the filling member 150 due to the capillary phenomenon of the filling member 150 due to a narrow interval between the integrated circuit element 120 and the convex portion 117. it can.

また、本発明の圧電デバイス100は、図1、図3に示されるように、凸部117が集積回路素子120の基板部111の主面からの高さより高く形成されている。これにより、本発明の圧電デバイス100は、充填部材150が集積回路素子120の回路形成面(上面)の反対面、即ち集積回路素子120の外表面(下面)に充填部材150が付着するのを防止することができる。即ち、本発明の圧電デバイス100は、充填部材150を集積回路素子120の外表面(下面)から注入させる際に、充填部材150は、集積回路素子120の外表面に触れる前に凸部117の上面に触れ、凸部117の上面から側面に流れて、集積回路素子120と素子搭載部材110との間に入り込むことになり、集積回路素子120の外表面への充填部材150の付着を防止できる。   In the piezoelectric device 100 of the present invention, as shown in FIGS. 1 and 3, the convex portion 117 is formed to be higher than the height from the main surface of the substrate portion 111 of the integrated circuit element 120. Thereby, in the piezoelectric device 100 of the present invention, the filling member 150 adheres to the surface opposite to the circuit formation surface (upper surface) of the integrated circuit element 120, that is, the outer surface (lower surface) of the integrated circuit element 120. Can be prevented. That is, in the piezoelectric device 100 of the present invention, when the filling member 150 is injected from the outer surface (lower surface) of the integrated circuit element 120, the filling member 150 has the convex portion 117 before touching the outer surface of the integrated circuit element 120. The top surface is touched and flows from the top surface to the side surface of the convex portion 117 and enters between the integrated circuit element 120 and the element mounting member 110, and adhesion of the filling member 150 to the outer surface of the integrated circuit element 120 can be prevented. .

また、本発明の圧電デバイス100は、図2に示されるように、壁部113の端面に外部接続端子116を備えており、凸部117が、壁部113の端面のうち外部接続端子116が設けられていない領域に対応して設けられている。即ち、図2に示されるように、壁部113の端面のうち外部接続端子116が設けられていない領域をT、凸部117の設けられている領域をLとすると、凸部117の領域Lは、外部接続端子116が設けられていない領域Tよりも短い(L<T)範囲に設けられている。これにより、本発明の圧電デバイス100は、充填部材150が外部接続端子116に付着する可能性を低減することができる。 Further, as shown in FIG. 2, the piezoelectric device 100 of the present invention includes an external connection terminal 116 on the end surface of the wall portion 113, and the convex portion 117 is connected to the external connection terminal 116 of the end surface of the wall portion 113. It is provided corresponding to the area not provided. That is, as shown in FIG. 2, assuming that the region where the external connection terminal 116 is not provided on the end surface of the wall 113 is T, and the region where the convex 117 is provided is L, the region L of the convex 117 is provided. Is provided in a range shorter than the region T where the external connection terminal 116 is not provided (L <T). Thereby, the piezoelectric device 100 of this invention can reduce possibility that the filling member 150 will adhere to the external connection terminal 116. FIG.

また、本発明の圧電デバイスは、図3に示されるように、凸部117の基板部111の主面からの高さHが、集積回路素子120の基板部111の主面からの高さICよりも高く、壁部113の基板部111の主面からの高さKBよりも低く形成されている。これにより、凸部117の上面から、壁部113へ充填部材150が流れてしまうことを防止できるので、本発明の圧電デバイス100は、充填部材150が壁部113の端面に付着する可能性が低減され、外部接続端子116と外部配線基板との半田等の導電性接合材による接続不良も防止することができる。 In the piezoelectric device of the present invention, as shown in FIG. 3, the height H of the convex portion 117 from the main surface of the substrate portion 111 is the height IC from the main surface of the substrate portion 111 of the integrated circuit element 120. Higher than the height KB from the main surface of the substrate portion 111 of the wall portion 113. Thereby, since the filling member 150 can be prevented from flowing from the upper surface of the convex portion 117 to the wall portion 113, the piezoelectric device 100 of the present invention may adhere to the end surface of the wall portion 113. Thus, it is possible to prevent a connection failure between the external connection terminal 116 and the external wiring board due to a conductive bonding material such as solder.

したがって、本発明の圧電デバイス100は、集積回路素子120と素子搭載部材110の基板部111との間の信頼性を向上させつつも、その後に行われる種々部品を接続・搭載する外部配線基板への接続を確実に行うことができるため、各種デバイスの接続不良も防止することができる。 Therefore, the piezoelectric device 100 of the present invention is improved to the external wiring board for connecting and mounting various components performed thereafter while improving the reliability between the integrated circuit element 120 and the substrate portion 111 of the element mounting member 110. Therefore, it is possible to prevent connection failures of various devices.

また、前記した実施形態以外にも、本発明の要旨を逸脱しない範囲において種々の変更、改良等が可能である。例えば、図1においては、集積回路素子120と圧電素子130とを基板部111の上下面に壁部112と113が構成された素子搭載部材110の構造を示したが、例えば、集積回路素子120と圧電素子130を別々の基板部111と1つの壁部112で構成される素子搭載部材110に形成し、素子搭載部材を上下に積み重ねた構造や、壁部113は下面だけの構造とし上面の封止の蓋を箱状としてもよい。また、実施形態では下面の壁部113を枠状としたが、例えば壁部123が平行に並ぶ下駄状の壁部113を用いても構わない。 In addition to the above-described embodiments, various changes and improvements can be made without departing from the scope of the present invention. For example, FIG. 1 shows the structure of the element mounting member 110 in which the integrated circuit element 120 and the piezoelectric element 130 and the wall portions 112 and 113 are formed on the upper and lower surfaces of the substrate portion 111. And the piezoelectric element 130 are formed on an element mounting member 110 composed of separate substrate portions 111 and one wall portion 112, and the element mounting members are stacked one above the other, or the wall portion 113 is a structure having only the lower surface, The sealing lid may be box-shaped. In the embodiment, the lower wall portion 113 has a frame shape. However, for example, a clog-like wall portion 113 in which the wall portions 123 are arranged in parallel may be used.

100・・・圧電デバイス
110・・・素子搭載部材
111・・・基板部
112・・・壁部
113・・・壁部
114・・・圧電素子測定用パッド
115・・・圧電素子搭載パッド
116・・・外部接続端子
117・・・凸部
118・・・集積回路素子搭載パッド
120・・・集積回路素子
122・・・導電性接合材
130・・・圧電素子
132・・・導電性接着剤
140・・・蓋部材
150・・・充填部材
160・・・充填用ノズル
K1・・・凹部空間
K2・・・凹部空間
DESCRIPTION OF SYMBOLS 100 ... Piezoelectric device 110 ... Element mounting member 111 ... Substrate part 112 ... Wall part 113 ... Wall part 114 ... Piezoelectric element measurement pad 115 ... Piezoelectric element mounting pad 116- ..External connection terminals 117... Projection 118... Integrated circuit element mounting pad 120... Integrated circuit element 122... Conductive bonding material 130. ... Lid member 150 ... Filling member 160 ... Filling nozzle K1 ... Recessed space K2 ... Recessed space

Claims (1)

基板部と前記基板部の主面に設けられた二つの壁部とを有する素子搭載部材と、
前記素子搭載部材の前記基板部の一方の主面に実装された圧電素子と、
前記基板部の他方の主面に設けられた集積回路素子と、
前記基板部の前記他方の主面および前記集積回路素子の間に設けられた充填部材と
を備えており、
前記素子搭載部材は、前記基板部の前記他方の主面に設けられている前記壁部から前記集積回路素子の方向へ突出している凸部を有しており、
前記凸部の前記基板部の前記他方の主面からの高さが、前記集積回路素子の前記基板部の前記他方の主面からの高さより高く、前記基板部の前記他方の主面に設けられている前記壁部の、前記基板部の前記他方の主面からの高さよりも低く形成されている
ことを特徴とする圧電デバイス。
An element mounting member having a substrate portion and two wall portions provided on both main surfaces of the substrate portion;
A piezoelectric element mounted on one main surface of the substrate portion of the element mounting member;
An integrated circuit element provided on the other main surface of the substrate portion;
A filling member provided between the other main surface of the substrate portion and the integrated circuit element ;
With
The element mounting member has a convex portion protruding in the direction of the integrated circuit element from the wall portion provided on the other main surface of the substrate portion ,
The height of the convex portion from the other main surface of the substrate portion is higher than the height from the other main surface of the substrate portion of the integrated circuit element, and is provided on the other main surface of the substrate portion. The piezoelectric device , wherein the wall portion is formed to be lower than a height from the other main surface of the substrate portion .
JP2011101376A 2011-04-28 2011-04-28 Piezoelectric device Expired - Fee Related JP5804762B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011101376A JP5804762B2 (en) 2011-04-28 2011-04-28 Piezoelectric device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011101376A JP5804762B2 (en) 2011-04-28 2011-04-28 Piezoelectric device

Publications (2)

Publication Number Publication Date
JP2012235243A JP2012235243A (en) 2012-11-29
JP5804762B2 true JP5804762B2 (en) 2015-11-04

Family

ID=47435164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011101376A Expired - Fee Related JP5804762B2 (en) 2011-04-28 2011-04-28 Piezoelectric device

Country Status (1)

Country Link
JP (1) JP5804762B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6780688B2 (en) * 2018-10-18 2020-11-04 セイコーエプソン株式会社 Vibration devices, electronic devices and mobiles

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6762537B1 (en) * 1998-12-02 2004-07-13 Seiko Epson Corporation Piezoelectric device and method for manufacture thereof
JP4239798B2 (en) * 2003-11-21 2009-03-18 エプソントヨコム株式会社 Surface mount type piezoelectric oscillator

Also Published As

Publication number Publication date
JP2012235243A (en) 2012-11-29

Similar Documents

Publication Publication Date Title
JP6164326B2 (en) Piezoelectric vibration device
JP5277755B2 (en) Electronic components
US8941445B2 (en) Piezoelectric module
JP2004003886A (en) Sensor package
JP2006245989A (en) Surface acoustic wave device
JP2007165420A (en) Semiconductor device
JP2013066021A5 (en)
TWI538267B (en) Crystal Oscillator
TWI581566B (en) Crystal Oscillator
JP5804762B2 (en) Piezoelectric device
JP2007227596A (en) Semiconductor module and its manufacturing method
JP4716836B2 (en) Semiconductor device
JP2007104005A (en) Surface mount crystal oscillator
JP2015032705A (en) Mold package
JP5742623B2 (en) Semiconductor device
JP6813682B2 (en) Electronic component storage packages, electronic devices and electronic modules
KR101107659B1 (en) Semiconductor package
JP2011101213A (en) Vibration device
JP2008153699A (en) Semiconductor device, and its manufacturing method
JP6292236B2 (en) Composite electronic components
JP2017079258A (en) Electronic part-mounting board and electronic device
JP2015095717A (en) Surface-mounted crystal oscillator
JP2016174317A (en) Piezoelectric device
JP6314704B2 (en) Lead-type electronic components
JP2013172356A (en) Surface-mounted crystal oscillator

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140422

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150327

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150407

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150528

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150825

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150901

R150 Certificate of patent or registration of utility model

Ref document number: 5804762

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees