JP5409231B2 - 設計システム - Google Patents

設計システム Download PDF

Info

Publication number
JP5409231B2
JP5409231B2 JP2009218306A JP2009218306A JP5409231B2 JP 5409231 B2 JP5409231 B2 JP 5409231B2 JP 2009218306 A JP2009218306 A JP 2009218306A JP 2009218306 A JP2009218306 A JP 2009218306A JP 5409231 B2 JP5409231 B2 JP 5409231B2
Authority
JP
Japan
Prior art keywords
circuit
description
placement
unit
routing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2009218306A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010102700A (ja
JP2010102700A5 (enExample
Inventor
英智 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2009218306A priority Critical patent/JP5409231B2/ja
Publication of JP2010102700A publication Critical patent/JP2010102700A/ja
Publication of JP2010102700A5 publication Critical patent/JP2010102700A5/ja
Application granted granted Critical
Publication of JP5409231B2 publication Critical patent/JP5409231B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2009218306A 2008-09-26 2009-09-23 設計システム Expired - Fee Related JP5409231B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009218306A JP5409231B2 (ja) 2008-09-26 2009-09-23 設計システム

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2008247509 2008-09-26
JP2008247509 2008-09-26
JP2009218306A JP5409231B2 (ja) 2008-09-26 2009-09-23 設計システム

Publications (3)

Publication Number Publication Date
JP2010102700A JP2010102700A (ja) 2010-05-06
JP2010102700A5 JP2010102700A5 (enExample) 2012-11-01
JP5409231B2 true JP5409231B2 (ja) 2014-02-05

Family

ID=42059053

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009218306A Expired - Fee Related JP5409231B2 (ja) 2008-09-26 2009-09-23 設計システム

Country Status (2)

Country Link
US (1) US8209645B2 (enExample)
JP (1) JP5409231B2 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8555211B2 (en) * 2012-03-09 2013-10-08 Taiwan Semiconductor Manufacturing Company, Ltd. Mask making with error recognition
FR2990283A1 (fr) * 2012-05-04 2013-11-08 Commissariat Energie Atomique Bibliotheque de cellules et procede de conception d'un circuit integre asynchrone
JP6435892B2 (ja) * 2015-02-03 2018-12-12 京セラドキュメントソリューションズ株式会社 回路設計方法、回路設計ツール用セル・ライブラリのコンポーネント
US10394994B2 (en) 2017-05-04 2019-08-27 International Business Machines Corporation Field-effect transistor placement optimization for improved leaf cell routability

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5067091A (en) * 1988-01-21 1991-11-19 Kabushiki Kaisha Toshiba Circuit design conversion apparatus
JPH09231259A (ja) * 1996-02-28 1997-09-05 Dainippon Printing Co Ltd 論理設計支援装置および論理合成ツール
JPH1185810A (ja) * 1997-09-09 1999-03-30 Mitsubishi Electric Corp 半導体集積回路の論理回路検証装置および論理回路検証装置における論理回路検証方法
JP2003108619A (ja) * 2001-09-27 2003-04-11 Toshiba Corp 半導体集積回路の設計方法および設計プログラム
JP2006049638A (ja) * 2004-08-05 2006-02-16 Renesas Technology Corp 半導体装置の設計方法および半導体装置
US7584449B2 (en) * 2004-11-22 2009-09-01 Fulcrum Microsystems, Inc. Logic synthesis of multi-level domino asynchronous pipelines
US7418676B2 (en) * 2005-01-19 2008-08-26 Seiko Epson Corporation Asynchronous circuit design tool and computer program product
US7610567B2 (en) * 2006-04-27 2009-10-27 Achronix Semiconductor Corporation Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs
US7614029B2 (en) * 2007-01-05 2009-11-03 Achronix Semiconductor Corporation Methods and systems for converting a synchronous circuit fabric into an asynchronous dataflow circuit fabric
US7739628B2 (en) * 2008-02-15 2010-06-15 Achronix Semiconductor Corporation Synchronous to asynchronous logic conversion

Also Published As

Publication number Publication date
US20100083207A1 (en) 2010-04-01
JP2010102700A (ja) 2010-05-06
US8209645B2 (en) 2012-06-26

Similar Documents

Publication Publication Date Title
CN113689574B (zh) 数字孪生处理方法、装置和机器可读介质
JP5409231B2 (ja) 設計システム
JP6037570B2 (ja) 複数の電圧閾値を有するデバイスのための二重のポリラインパターニングを用いたスタンダードセルのアーキテクチャ
US11526646B2 (en) Side channel aware automatic place and route
JP2014197341A (ja) 電子書籍制作装置、電子書籍システム、電子書籍制作方法及びプログラム
CN109783833A (zh) 集成电路及其设计的方法及其设计系统
US20070130552A1 (en) Layout method and computer program product
KR20250114260A (ko) 공통 설계로부터 전체 다이 및 부분 다이 테이프 아웃
US10418995B2 (en) Reconfigurable circuit, storage device, and electronic device including storage device
CN106033390A (zh) 一种邮件样式测试方法和装置
US20050251776A1 (en) Integrated circuit design system
US20100235802A1 (en) Customizable H-Tree Synthesis Tool
WO2025039687A1 (zh) 模型更新方法、装置、计算机设备及存储介质
JP2006343151A (ja) スキャンテスト回路及びその配置方法
CN105893336B (zh) 一种文本显示方法和终端
JP2004185070A (ja) Ｒｆタグ通信システム
CN109785212B (zh) 一种基于大数据的社区图书馆的图书管理方法及装置
JP2007264993A (ja) 検証支援装置、検証支援方法、検証支援プログラム、および記録媒体
CN104702246A (zh) 数字输出时钟的生成
Yonghong An nprod algorithm ip design for real-time image matching application onto FPGA
CN114612807B (zh) 微小目标的特征识别方法、装置、电子设备及存储介质
US12406117B1 (en) Generating and utilizing manufacturable netlists of three-dimensional integrated circuits
CN113888182B (zh) 风险检测策略体系的构建方法、装置及设备
US11424903B1 (en) Drift tracking using an analog delay line during clock-data recovery
CN120805824A (zh) 基于演化算法的pcb板布局优化方法、系统、设备及介质

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120917

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20120917

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130409

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130423

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130530

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131029

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131105

R150 Certificate of patent or registration of utility model

Ref document number: 5409231

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees