JP5338185B2 - Acoustic signal processing device - Google Patents

Abstract

<P>PROBLEM TO BE SOLVED: To prevent a noise from being generated and quality from being deteriorated in a waveform data, when generating synchronized word clock with a plurality of serially connected LSIs. <P>SOLUTION: A master LSI 10 and a slave LSI 120 generate operation clocks synchronized with the same synchronization clock, the operation clocks are counted by operation counters 15, 25, to generate respectively the first word clock and the second word clock. An RT correction part 27 of the slave LSI 120 determines whether a count value of the operation counter 25 at a time point in timing inputted with the first word clock from the master LSI 10 comes within a prescribed range corresponding to an allowance limit of phase shift of a transmission clock in serial communication or not, the operation counter 25 is reset when not coming within the prescribed range, and count timing of the operation counter 25 is made to conform to count timing of the operation counter 15. <P>COPYRIGHT: (C)2010,JPO&amp;INPIT

Description

  The present invention relates to an acoustic signal processing device including a plurality of integrated circuits, and relates to a technique for preventing deterioration of the quality of waveform data handled by the acoustic signal processing device.

  For example, in an acoustic signal processing device that processes an acoustic signal, such as an electronic musical instrument, a sound source device (musical sound signal generation), an effector (sound characteristic control), or an audio mixer, performs various signal processing according to the function of the acoustic signal processing device. 2. Description of the Related Art Conventionally, there is an apparatus having an integrated circuit (LSI: an abbreviation for “Large Scale Integrated circuit”). As is well known, an LSI generates an operation clock with an oscillator, counts the generated operation clock with an operation counter, and executes various processes based on the count value. Further, the LSI generates a “word clock” based on the count value of the operation clock. The word clock is a clock indicating a sampling period of waveform data. The LSI executes acoustic signal processing of waveform data synchronized with the word clock based on the count value of the operation clock. That is, for each one clock of the word clock, acoustic signal processing for one sample is performed for one or a plurality of waveform data. For example, the musical tone generation LSI generates waveform data samples in synchronization with the word clock, and outputs the generated waveform data samples. The signal processing LSI performs signal processing on the input waveform data sample in synchronization with the word clock, and outputs the processed waveform data sample.

  Multiple LSIs are serially connected, and waveform data samples are serially transmitted from one LSI to another, thereby expanding the capabilities of the multiple serially connected LSIs, and it is difficult to achieve with a single LSI It is possible to perform complicated processing and advanced processing. As is well known, serial transmission is a method of sequentially transmitting a plurality of bits of data one bit at a time per serial transmission clock. For example, if two musical sound generating LSIs are serially connected and the waveform data generated by the two LSIs is mixed, the entire serially connected two LSIs will be able to meet the individual LSI capabilities. It becomes a tone generation circuit with twice the number of pronunciations. Further, for example, if two signal processing LSIs are serially connected, and the waveform data to be input is subjected to signal processing by the two LSIs, the capability of each LSI in the entire serially connected two LSIs. The signal processing circuit has a processing capability twice as high as that of the signal processing circuit.

  In order to serially transmit waveform data samples between a plurality of serially connected LSIs, the sampling periods for processing the waveform data between the LSIs are synchronized using a word clock. When synchronizing sampling periods in a plurality of LSIs, one of the plurality of LSIs is used as a word clock master, the remaining LSIs are used as slaves, and the word clock is supplied from the master LSI to each slave LSI. Thus, the word clock synchronization between the master LSI and the slave LSI is performed.

  The master LSI generates an operation clock without synchronizing with a word clock from another LSI, and generates a word clock based on the count value of the generated operation clock. That is, it operates in the same manner as when operating alone. Then, the generated word clock is supplied to the slave LSI. On the other hand, the operation of the slave LSI is classified into two types, “reset type” and “multiplication type”, depending on the word clock synchronization method. In the case of the “reset type”, each time a word clock from the master LSI is supplied, the slave LSI resets the operation counter that counts the operation clock generated by the oscillator, so that its own operation counter overflows. To correct (reset) the timing. Thereby, the word clock synchronization (synchronization of the word clock and the count cycle of the operation counter) of the slave LSI and the master LSI is performed.

  Here, conventional LSIs include LSIs designed with a fixed number of operation clock counts for one word clock and LSIs designed with a variable number of operation clock counts for one word clock. . In an LSI in which the operation clock count for one word clock is designed to be a fixed value, there is a problem that noise is generated in the waveform data when the operation counter is reset according to the word clock supplied from the outside.

  On the other hand, when an LSI with a variable number of operation clock counts for one word clock is applied to the slave LSI, the timing at which the operation counter is reset according to the word clock input is within the variable range of the operation clock count number. For example, since normal operation can be continued even when the operation counter is reset in accordance with the word clock, noise does not enter the waveform data. However, in this case, the slave LSI cannot perform signal processing according to the operation clock as a margin for the variable range of the count number. Furthermore, since the operation clocks of the master LSI and slave LSI are independent of each other, the serial transmission clock is regenerated to the receiving LSI (whether master or slave) for serial transmission between LSIs. A PLL circuit is required.

  On the other hand, when the word clock synchronization method is “multiplication type”, the slave LSI multiplies the word clock supplied from the master LSI to generate its own operation clock. In this case, since its own operation clock follows the word clock supplied from the master LSI, the operation clock count for one word clock supplied from the master LSI could be kept constant. This “multiplication type” method is a method applied to an LSI whose operation clock count for one word clock is a fixed value. In this case, since the operation clocks of the master LSI and the slave LSI are substantially the same, the receiving-side LSI (regardless of whether it is a master or a slave) can generate a serial transmission clock from the operation clock. However, in recent years, the frequency of the LSI operation clock has become very high compared to the word clock (1000 times or more), and it is technically difficult to generate the operation clock by multiplying the word clock. ing.

When the count number of the operation clock of each LSI is designed with a fixed value, the simple method for generating the serial transmission clock directly from the operation clock in the reception-side LSI is the same for the transmission-side LSI and the reception-side LSI. The operation clock is supplied. In that case, the master LSI and the slave LSI have the same number or a multiple of the operation clock counts per word clock, and supply the same operation clock to the master LSI and the slave LSI. And the slave LSI are designed to operate with the same operation clock.
With this design, if the word clock is synchronized between the master LSI and the slave LSI at the start of operation, then the word clock supplied from the master LSI is the same as the timing at which the operation counter of the slave LSI overflows. A device such as “reset” that is input to the slave LSI and synchronizes the word clock is unnecessary.

  However, since the operation clocks of recent LSIs have a very high frequency, it is actually very difficult to supply the same operation clock to a plurality of LSIs. Furthermore, in order to supply the same operation clock to a plurality of LSIs, there is a risk that the operation clock of the high frequency on the printed circuit board itself becomes a noise generation source.

  In response to the problem due to the high speed of the operation clock, the same operation clock is not directly supplied to a plurality of LSIs, but a synchronous clock having a frequency lower than the operation clock is supplied to the plurality of LSIs. Conventionally, there is a technique of operating a plurality of LSIs with substantially the same operation clock by multiplying the synchronous clock inside the LSI and generating a unique operation clock for each LSI.

  If this prior art is applied to a case where a plurality of LSIs synchronize their word clocks, a synchronous clock is supplied to the master LSI and the slave LSI, and operation clocks synchronized with the respective synchronous clocks are generated and operated. The master LSI and the slave LSI can be operated with substantially the same operation clock. However, in this method, since the synchronous clock supplied to a plurality of LSIs is multiplied by each LSI to create an operation clock, a slight frequency shift occurs between the operation clocks created by each LSI. There was an inconvenience. Therefore, even if the above-described conventional technique is applied to synchronize the word clocks among a plurality of LSIs, a “slight frequency shift” occurs between the operation clocks of the master LSI and the slave LSI. However, it is difficult to prevent the operation counter from being reset according to the word clock input. Therefore, in the prior art, when waveform data is serially transmitted between a plurality of LSIs, there is a problem in that noise is generated in the waveform data and the quality of the waveform data is deteriorated due to the noise.

The prior art related to the synchronization of word clocks between a plurality of serially connected LSIs is described in, for example, Patent Document 1 and Patent Document 2 below.
JP 2004-109541 A JP 2004-102136 A

  If the frequency of the LSI operation clock is high and the “multiplying” word clock synchronization method cannot be taken, there is no means for serial transmission between LSIs designed with a fixed value for the operation clock count for one word clock. . The present invention provides means for solving this problem.

  The present invention has been made in view of the above points. In an acoustic signal processing apparatus including a plurality of LSIs (integrated circuits), a waveform generated by resetting an operation counter while ensuring the reliability of serial transmission between LSIs. An object of the present invention is to provide an acoustic signal processing apparatus capable of preventing deterioration of data quality.

The present invention relates to an acoustic signal processing device comprising two or more integrated circuits and a synchronous clock generating unit that generates a synchronous clock having a constant period and outputs the generated synchronous clock to each of the plurality of integrated circuits. The integrated circuit includes: a first operation clock generating unit configured to generate a first operation clock obtained by multiplying the synchronous clock output from the synchronous clock generating unit; and the first operation clock. A first word clock generation unit that generates a first word clock, and a first signal processing unit that processes waveform data synchronized with the first word clock based on the first operation clock; , A first serial connected to another integrated circuit of the plurality of integrated circuits and serially communicating the waveform data with the other integrated circuit connected thereto And a word clock output unit that outputs the first word clock to another integrated circuit of the plurality of integrated circuits, and another integrated circuit of the plurality of integrated circuits. The circuit generates a second operation clock generation unit that generates a second operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit, and generates a second word clock by dividing the second operation clock. A second word clock generation unit; a word clock input unit for inputting a first word clock output from the word clock output unit of the first integrated circuit; a first word clock at the word clock input unit; The second word clock generated by the two-word clock generation unit is compared in phase, and the phase difference corresponds to the allowable limit of the phase shift of the serial communication transmission clock. A correction unit that controls the generation operation of the second word clock generation unit so that the phase of the second word clock is substantially the same as the phase of the first word clock when the predetermined threshold value is greater than or equal to A second signal processing unit for processing waveform data in synchronization with the second word clock based on a second operation clock; and another connected to the other integrated circuit among the plurality of integrated circuits. the second integrated circuit der and a second serial communication unit for serial communication waveform data to and from the integrated circuit is, the serial communication, the waveform data from said first integrated circuit to the second integrated circuit And transmitting waveform data from the second integrated circuit to the first integrated circuit, wherein the waveform data is transmitted from the first integrated circuit to the second integrated circuit. When transmitting, the first serial communication unit transmits waveform data synchronized with the first word clock based on the first serial transmission clock generated by dividing the first operation clock. The second serial communication unit receives waveform data synchronized with the second word clock based on a second serial transmission clock generated by dividing the second operation clock; and When transmitting waveform data from the integrated circuit to the first integrated circuit, the second serial communication unit generates the second serial transmission clock based on the second serial transmission clock generated by dividing the second operation clock. While transmitting waveform data synchronized with the word clock, the first serial communication unit generates the first operation clock by dividing the first operation clock. Waveform data synchronized with the first word clock is received based on one serial transmission clock .

The synchronous clock generator supplies the same synchronous clock to the first integrated circuit (master LSI) and the second integrated circuit (slave LSI), and each of the first integrated circuit (master LSI) and the second integrated circuit (slave LSI) The operation clocks (first operation clock and second operation clock) multiplied by the same synchronous clock are generated, and the operation clocks (first operation clock and second operation clock) generated by each are divided to generate a word Clocks (first word clock and second word clock) are generated. Since the second integrated circuit includes a correction unit, the phase difference between the first word clock input from the first integrated circuit and the second word clock generated by the second word clock generation unit is a transmission clock for serial communication. The generation operation of the second word clock generation unit is controlled so that the phase of the second word clock is substantially the same as the phase of the first word clock when the phase difference is equal to or greater than a predetermined threshold corresponding to the allowable limit of phase shift. . The first and second integrated circuits divide the operation clocks (first operation clock and second operation clock) by the first and second serial communication units to generate serial transmission clocks. Based on the serial transmission clock, waveform data can be transmitted to another integrated circuit and / or waveform data can be received from the other integrated circuit.

The present invention also provides an acoustic signal comprising two or more integrated circuits, and a synchronous clock generator that generates a synchronous clock having a fixed period and outputs the generated synchronous clock to each of the integrated circuits. In the processing device, one integrated circuit of the plurality of integrated circuits includes a first operation clock generation unit that generates a first operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit, and the first operation clock. A first operation clock counter that counts the operation clock and generates a first word clock at a rate of one clock for each predetermined count value, and a waveform that is synchronized with the first word clock based on the first operation clock Between the first signal processing unit for processing data and another integrated circuit among the plurality of integrated circuits, and the other connected integrated circuit A first integrated circuit comprising: a first serial communication unit for serially communicating shape data; and a word clock output unit for outputting the first word clock to another integrated circuit of the plurality of integrated circuits; Another integrated circuit of the plurality of integrated circuits counts the second operation clock, a second operation clock generation unit that generates a second operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit A second operation clock counter for generating a second word clock at a rate of one clock for each predetermined count value, and a word for inputting the word clock output from the word clock output of the first integrated circuit At the timing when the first word clock is input to the clock input unit and the word clock input unit, the second operation at that time It is determined whether the count value of the clock counter unit falls within a predetermined range corresponding to the allowable limit of the phase shift of the serial communication transmission clock. If the count value does not fall within the predetermined range, the second operation clock counter A correction unit that resets a unit, a second signal processing unit that processes waveform data synchronized with the second word clock based on the second operation clock, and another integrated circuit among the plurality of integrated circuits It is connected to, Ri second integrated circuit der and a second serial communication unit for serial communication waveform data to and from other integrated circuits the connection, the serial communication, the first integrated circuit Transmitting waveform data from the second integrated circuit to the second integrated circuit, and transmitting waveform data from the second integrated circuit to the first integrated circuit, the first integrated When transmitting waveform data from the path to the second integrated circuit, the first word is generated based on the first serial transmission clock generated by the first serial communication unit dividing the first operation clock. Waveform data synchronized with the clock is transmitted while the second serial communication unit synchronizes with the second word clock based on the second serial transmission clock generated by dividing the second operation clock. When receiving data and transmitting waveform data from the second integrated circuit to the first integrated circuit, the second serial communication unit generates the second operation clock by dividing the frequency. Waveform data synchronized with the second word clock is transmitted based on a second serial transmission clock, while the first serial communication unit performs the first operation. Waveform data synchronized with the first word clock is received based on a first serial transmission clock generated by dividing the clock .

Each of the first integrated circuit and the second integrated circuit is supplied with the same synchronization clock generated by the synchronization clock generation unit, and an operation clock (first operation clock and second operation clock) obtained by multiplying the supplied synchronization clock. Operation clock). The first integrated circuit counts the first operation clock, generates a first word clock at a rate of one clock for each predetermined count, outputs the generated first word clock to the second integrated circuit, and Waveform data synchronized with the first word clock is processed. The second integrated circuit counts the second operation clock in the second operation clock counter unit, generates a second word clock at a rate of one clock for every predetermined count number, and in the correction unit from the first integrated circuit At the timing when the first word clock is input, it is determined whether or not the count value of the second operation clock counter at that time falls within a predetermined range corresponding to the allowable limit of the phase shift of the serial communication transmission clock However, if it does not fall within the predetermined range, the second operation clock counter unit is reset to match the count timing of the second operation clock counter unit with the count timing of the first operation clock count unit. The first and second integrated circuits divide the operation clocks (first operation clock and second operation clock) by the first and second serial communication units to generate serial transmission clocks. Based on the serial transmission clock, waveform data can be transmitted to another integrated circuit and / or waveform data can be received from the other integrated circuit.

According to the acoustic signal processing device of the present invention, when the phase difference between the first word clock and the second word clock reaches a predetermined threshold, the phase of the second word clock is substantially the same as the phase of the first word clock. By controlling the generation operation of the second word clock generation unit, the first word clock and the second word clock can be synchronized, and waveform data can be serially communicated between a plurality of integrated circuits . 1 word clock and until the phase difference between the second word clock reaches a predetermined threshold value that is not corrected in the second word clock generating unit, the first integrated circuit (master LSI) and a second integrated circuit (slave LSI) It can be avoided that the second word clock generation unit is corrected by the “slight frequency shift” in the operation clock. Here, since the predetermined threshold is a value corresponding to the allowable limit of the phase shift of the serial communication transmission clock, the second word clock is secured while ensuring the reliability of serial transmission between a plurality of integrated circuits (LSIs). There is an excellent effect that the correction of the generation unit can be suppressed and the quality of the waveform data can be prevented from deteriorating.
Therefore, even when the “multiplier type” synchronization method cannot be adopted because the frequency of the operation clock of the integrated circuit is high, the operation clock count for one word clock is between a plurality of integrated circuits designed with a fixed value. Thus, an excellent effect is achieved in that the serial clock can be stably performed by synchronizing the word clock.

According to the acoustic signal processing device of the invention, at the timing when the first word clock is input from the first integrated circuit, the count value of the second operation clock counter at that time is the serial communication transmission clock. The second operation clock counter unit is reset when it does not fall within a predetermined range corresponding to the allowable limit of phase shift, and the count timing of the second operation clock counter unit matches the count timing of the first operation clock count unit By synchronizing the first word clock and the second word clock, the waveform data can be serially communicated between the plurality of integrated circuits. Here, the count timing of the second operation clock counter unit and the first operation clock count The second operation clock counter is reset even if the count timing of the part is slightly shifted. Therefore, the second operation clock counter unit is reset only when the deviation exceeds a predetermined threshold, and the count timing of the second operation clock counter unit is made to coincide with the count timing of the first operation clock count unit. The second operation clock counter unit can be prevented from being reset by a “slight frequency shift” in the operation clocks of the first integrated circuit (master LSI) and the second integrated circuit (slave LSI). Here, since the predetermined threshold value is a value corresponding to the allowable limit of the phase shift of the serial communication transmission clock, the reliability of serial transmission between a plurality of integrated circuits (LSIs) is ensured. Thus, it is possible to suppress the reset of the second operation clock count unit and to prevent the quality of the waveform data from being deteriorated.
Accordingly, even when the “multiplier type” word clock synchronization method cannot be adopted because the frequency of the operation clock of the integrated circuit is high, a plurality of integrated circuits designed with a fixed number of operation clock counts for one word clock. In this manner, the word clock is synchronized, and serial transmission can be performed stably.

  Hereinafter, an embodiment of the present invention will be described in detail with reference to the accompanying drawings.

  FIG. 1 is a block diagram showing an example of an electronic hardware configuration of an acoustic signal processing apparatus according to the present invention. The acoustic signal processing device is a device that processes an encoded musical sound signal or acoustic signal, such as an electronic musical instrument, a sound source device, an effector, or an audio mixer. In this specification, a musical tone signal or an acoustic signal sampled and encoded at a predetermined sampling period is referred to as “waveform data”.

  In FIG. 1, the acoustic signal processing apparatus includes a CPU 1, a flash memory 2, a RAM 3, an acoustic signal processing unit 4, an operation element 5, a display 6, and a communication interface (communication I / F) 7. They are connected via a data and address bus 1B. The CPU 1, the flash memory 2, and the RAM 3 are control units that control the operation of the acoustic signal processing device. The flash memory 2 stores various programs executed by the CPU 1. The CPU 1 reads the program stored in the flash memory 2 into the RAM 3 and executes the read program.

  The operation element 5 is a panel operation element for inputting various parameter values and various instructions. When the acoustic signal processing apparatus is an electronic musical instrument, the operation element 5 includes a performance operation element (such as a keyboard) for the user to input performance information. The display 6 is constituted by a liquid crystal display, for example, and displays various information based on the control of the CPU 1. The acoustic signal processing device is connected to an external device via a communication I / O 7 so that data communication is possible. The communication I / O 7 is configured by a communication I / F of an appropriate standard known conventionally, such as a MIDI I / F for transmitting / receiving a MIDI standard signal or an Ethernet (registered trademark) standard communication I / F. Is done.

  The acoustic signal processing unit 4 is connected to an input unit 8 for inputting waveform data and an output unit 9 for outputting waveform data. For example, musical signal generation processing, signal processing for waveform data (sound characteristic control processing, A process according to an instruction given from the CPU 1 such as a mixing process) is executed. For example, when the acoustic signal processing unit 4 performs a musical tone signal generation process, the acoustic signal processing unit 4 generates a sample of waveform data at a predetermined sampling period, and outputs the generated waveform data sample from the output unit 9. Perform the process. When the acoustic signal processing unit 4 performs signal processing on waveform data such as sound characteristic control processing, the waveform data sample input from the input unit 8 is processed at predetermined sampling periods, and the waveform of the processing result is processed. A process of outputting data samples from the output unit 9 is performed. In the acoustic signal processing unit 4, the sampling period for processing the sample of waveform data is given by “word clock”. The “word clock” is a signal indicating a sampling period for processing a sample of waveform data. The acoustic signal processing unit 4 processes a sample of waveform data synchronized with the word clock. Details of the word clock, such as a configuration for generating the word clock, will be described later.

  The acoustic signal processing unit 4 is configured by a plurality of integrated circuits (LSI: abbreviation of “Large Scale Integrated circuit”) serially connected to each other. Between a plurality of LSIs serially connected to each other, waveform data samples can be serially transmitted in both directions. Note that the serial transmission of waveform data is a method of sequentially transmitting a bit data string constituting each sample of waveform data, one bit per serial transmission clock. As is well known, when a sample of waveform data is serially transmitted by a plurality of LSIs, the sampling periods of the LSIs must be synchronized using a word clock. As will be described later, the present invention is characterized in that it prevents the problem of deterioration in waveform data quality that has conventionally occurred when synchronizing word clocks with a plurality of LSIs.

  2A to 2C are diagrams for explaining a connection example of a plurality of LSIs constituting the acoustic signal processing unit 4 and a specific example of processing contents of waveform data. (A) shows an example in which two LSIs 1 and 2 for controlling sound characteristics are serially connected. The character string “TCC” shown in the drawing is an abbreviation of “Tone Characteristic Controller”, that is, “Sound Characteristic Control Unit”. The sound characteristic control unit executes processing for applying an effect to the waveform data, such as an equalizer, a compressor, or a reverb. The waveform data input from the input unit 8 is input to the LSI 1, and the signal processing result by the LSI 1 is output to the LSI 2. In the LSI 1, the input waveform data enters the sound characteristic control unit (TCC), and the processing result and the waveform data not subjected to sound characteristic control are added together and output to the LSI 2. Similarly, in the LSI 2, the waveform data serially transmitted from the LSI 1 enters the sound characteristic control unit (TCC), and the processing result and the waveform data not subjected to the sound characteristic control are added together and output to the output unit 9. Is done. In this way, the two sound characteristic control LSIs are serially connected, so that the acoustic signal processing unit 4 has twice the processing capability as compared with a configuration including only one sound characteristic control LSI. The sound characteristic control circuit with

  Further, (b) shows an example in which three LSIs of two musical sound signal generating LSIs 1 and 2 and one sound characteristic controlling LSI 3 are serially connected. In the figure, “TG” stands for “Tone Generator”, that is, “musical sound signal generator (sound source)”. An appropriate sound source method known in the art, such as a PCM sound source, an FM sound source, or an analog modeling sound source, may be applied to the music signal generation unit. The LSI 1 and the LSI 2 perform a plurality of time division channel operations for each sampling period, and simultaneously generate a sample of waveform data of a plurality of channels under the control of the CPU 1. The waveform data of the plurality of sound generation channels generated by the LSI 1 are summed, and the waveform data of the sum result is serially transmitted to the LSI 2 and summed with the waveform data of the plurality of sound generation channels generated by the LSI 2 in the LSI 2. Waveform data is serially transmitted to the LSI 3 for controlling sound characteristics. Here, each of LSI 1 and LSI 2 is provided with two signal processing channels, a signal processing channel that passes through the sound characteristic control unit (TCC) of LSI 3 and a signal processing channel that passes through the sound characteristic control. For each sound generation channel, it is possible to control whether or not the generated waveform data is sent to the sound characteristic control unit (TCC). In this way, by connecting two LSIs for generating musical sound signals and one LSI for controlling sound characteristics in series, the acoustic signal processing unit 4 is doubled compared to a configuration having only one LSI. And a sound characteristic control circuit for waveform data generated by the sound generation circuit. Here, the summation of the waveform data is performed in one system. However, the mixing level may be changed and summed up separately in a plurality of systems, and the sound characteristics may be controlled differently for each system in the LSI 3. In the case of the configuration of (b), the input unit 8 of FIG. 1 is not necessary.

  (C) is an LSI 1 that has two functions of a volume level control unit (Vol) and a sound characteristic control unit (TCC), and a musical sound signal generation unit (TG) and a sound characteristic control unit (TCC). An example in which LSIs 2 having two functions are serially connected is shown. In the example shown in the figure, the waveform data input from the input unit 8 to the LSI 1 is input to the volume level control unit, and the volume level control unit individually performs level control for each of the three systems and outputs the result. One of the three outputs of the volume level control unit is input to the sound characteristic control unit, and another one of the three outputs of the volume level control unit is output to the LSI 2 as it is. Another output of the volume level control unit is added to the output of the sound characteristic control unit and output to the LSI 2. Further, the tone signal generator of the LSI 2 performs level control on the generated waveform data of the plurality of channels for each of the three systems, and outputs the sum of the three systems in parallel. One of the three outputs of the musical sound signal generation unit of the LSI 2 is supplied to the sound characteristic control unit of the LSI 1. Another one is added to the output of the volume level control unit of LSI 1 and supplied to the sound characteristic control unit of LSI 2. In addition, another one is added to the sum of the output of the volume level control unit of LSI 1 and the output of the sound characteristic control unit of LSI 1, and the sum is added to the sound characteristic control unit of LSI 2 to obtain an acoustic signal. The final output of the processing unit 4 is connected so as to be supplied to the output unit 8. According to such a configuration, the stages of LSI1 and LSI2 can be freely connected. For example, the waveform data generated by the musical sound signal generation unit of LSI2 is processed by the sound characteristic control unit of LSI1. High-accuracy acoustic signal processing can be performed.

  As illustrated in FIGS. 2A to 2C, the capability of the acoustic signal processing unit 4 is expanded by serially connecting a plurality of LSIs. The number of LSIs constituting the acoustic signal processing unit 4 is not limited. A plurality of LSIs can be serially connected sequentially so that the acoustic processing unit 4 having desired performance as a whole can be obtained.

FIG. 3 is a block diagram showing details of the hardware configuration of the acoustic signal processing unit 4. In the acoustic signal processing unit 4 shown in FIG. 3, two LSIs, a first LSI (“LSI 1”) 10 and a second LSI (“LSI 2”) 20, are serially connected. In the example of FIG. 3, “LSI1” denoted by reference numeral 10 is a word clock master LSI, and “LSI2” denoted by reference numeral 20 is a word clock slave LSI. That is, by supplying a word clock ("W clock" in FIG. 3) from the master LSI 10 to the slave LSI 20, the word clock of the slave LSI (sampling period for processing waveform data) is synchronized with the supplied word clock.
In the embodiment according to the present invention, each of the LSI 10 and the LSI 20 is an LSI that is designed with a fixed number of operation clocks for one word clock. In this embodiment, as an example, it is assumed that the number of operation clocks with respect to one word clock is fixed to “4096” clocks. The sampling period is 48 kHz.

  The master LSI (“LSI 1”) 10 is a processing circuit 11, a first serial interface (serial I / O) 12, a second serial I / O 13, and an operation clock generator (O_CLK generator: “O_CLK” is an abbreviation for Operation Clock). ) 14, an operation counter 15, and a control register 16. The slave LSI (“LSI2”) 20 includes a processing circuit 21, a first serial I / O 22, a second serial I / O 23, an operation clock generator 24, an operation counter 25, a control register 26, and a reset timing correction unit ( RT correction: “RT” is an abbreviation of “Reset Timing”) 27. In the example of FIG. 3, the difference in configuration between the master LSI 10 and the slave LSI 20 is that the slave LSI 20 includes an RT correction unit 27.

  The control registers 16 and 26 provided in the LSIs 10 and 20 are connected to the CPU 1 via the bus 1B. The control parameters of the respective parts of the LSIs 10 and 20 given from the CPU 1 and the micros executed by the processing circuits 11 and 21 are connected. A register for storing programs and the like. If the processing circuits 11 and 21 are LSIs for controlling sound characteristics, the CPU 1 executes the microprogram set in the register and uses the address and coefficient parameters set in the register to generate digital signals (waveform data). ) For performing signal processing (DSP: abbreviation of digital signal processor), and performs signal processing (effector function) such as sound characteristic control on waveform data. Further, in the case of an LSI for generating a musical sound signal, a circuit for generating waveform data corresponding to the musical sound control parameter of the sound channel set in the register for each sound channel in accordance with a sound generation instruction from the CPU 1. Then, a tone signal generation process (sound source function) for generating waveform data having a tone characteristic according to the tone control parameter is executed.

  The serial I / Os 12 and 13 of the LSI 10 and the serial I / Os 22 and 23 of the LSI 20 are interfaces for inputting and outputting waveform data by a serial transmission method. In the configuration shown in FIG. 3, the master LSI 10 is connected to the waveform data input unit 8 (see FIG. 1) via the first serial I / O 12, and the waveform data input from the input unit 8 is sent to the master LSI 10. Serially transmitted and supplied to the processing circuit 11. Further, the master LSI 10 and the slave LSI 20 are serially connected via the second serial I / O 13 of the master LSI 10 and the first serial I / O 22 of the slave LSI 20, and a waveform is generated between the master LSI 10 and the slave LSI 20. Data is serially transmitted in both directions. The slave LSI 20 is connected to the waveform data output unit 9 (see FIG. 1) via the second serial I / O 23, and the waveform data output from the processing circuit 21 of the slave LSI 20 is sent to the output unit 9. Serial transmission and output. Here, in the serial transmission between the master LSI and the slave LSI, a clock directly generated (by frequency division) from an operation clock described later is used as the serial transmission clock.

  The operation clock generator 14 of the master LSI 10 and the operation clock generator 24 of the slave LSI 20 are respectively connected to a synchronous clock generator (S_CLK generator: “S_CLK” is an abbreviation for Synchronization Clock) 30. The synchronous clock generator 30 generates a synchronous clock having a frequency lower than the operation clock of each of the master LSI 10 and the slave LSI 20, for example, about 6 MHz, and supplies the same synchronous clock to each of the master LSI 10 and the slave LSI 20. . The synchronous clock generated by the synchronous clock generator 30 is a clock used for generating an operation clock synchronized with each of the operation clock generator 14 of the master LSI 10 and the operation clock generator 24 of the slave LSI 20.

  The operation clock generator 14 of the master LSI 10 and the operation clock generator 24 of the slave LSI 20 multiply the synchronization clock supplied from the synchronization clock generator 30 by 32, for example, so that the frequency is higher than that of the synchronization clock. , 200 MHz operation clock is generated. A detailed configuration example of the operation clock generators 14 and 24 is shown in FIG. As shown in FIG. 4, the operation clock generator includes a frequency correction unit (F correction: “F” is an abbreviation of frequency) 31 that detects a phase difference between the synchronous clock supplied from the synchronous clock generator 30 and the feedback signal. The oscillator 31 has an oscillation frequency controlled by an output signal of the frequency correction unit 31 and a frequency divider 32 inserted between the output of the oscillator 31 and the input of the frequency correction unit 31. The frequency correction unit 31 detects a phase difference between the synchronous clock supplied from the synchronous clock generator 30 and the output signal of the oscillator 32 fed back via the frequency divider 32, and outputs an output signal corresponding to the phase difference. By outputting to the oscillator 32, the oscillation frequency of the oscillator 32 is controlled (corrected) so that the phase of the output signal of the oscillator 32 is kept constant with respect to the phase of the synchronous clock. Here, the output signal of the oscillator 32 fed back via the frequency divider 32 is obtained by dividing the output frequency of the oscillator 32 by a predetermined frequency division ratio N (N is an arbitrary integer). Therefore, the oscillator 32 outputs an operation clock having a frequency that is an operation clock synchronized with the synchronization clock and multiplied by N times the synchronization clock. In other words, the operation clock generator is a frequency multiplier based on a PLL (Phase Locked Loop).

  The operation clock generated by the operation clock generator 14 of the master LSI 10 is supplied to its own processing circuit 11 and the first and second serial I / Os 12 and 13 and also to the operation counter 15. The processing circuit 11 and the first and second serial I / Os 12 and 13 operate based on the operation clock generated by the operation clock generator 14.

  The operation counter 15 of the master LSI 10 counts the operation clock supplied from the operation clock generator 14 and generates a word clock at a rate of one clock for every predetermined count value. The word clock indicates a sampling period of waveform data. In this embodiment, the operation counter 15 is a 12-bit counter, for example, and the count period from the lower limit value “0” to the upper limit value “4095” corresponds to the period of one clock of the word clock. That is, a signal that appears in the most significant bit of the count value is a word clock generated by the operation counter 15. The total clock number “4096” counted for each sampling period is a predetermined count number corresponding to one word clock. The operation counter 15 repeats counting from the lower limit value “0” to the upper limit value “4095” in free run. The word clock timing is the timing when the value of the word clock changes from “1” to “0”, that is, the timing when the count value returns from “4095” to “0”. The word clock generated by the operation counter 15 of the master LSI 10 is supplied to the slave LSI 20 as a word clock and also supplied to its own processing circuit 11 and the first and second serial I / Os 12 and 13.

  The processing circuit 11 and the first and second serial I / Os 12 and 13 process the waveform data sample synchronized with the word clock based on the count value of the operation counter 15. The first and second serial I / Os 12 and 13 generate a serial transmission clock of about 2.5 MHz, for example, by dividing the operation clock by 80, and for each clock of the generated serial transmission clock, the waveform data By sequentially transmitting the bit string constituting the sample bit by bit, the waveform data sample is input / output in synchronization with the word clock generated by the operation counter 15. The serial transmission clock is generated based on the operation clock generated by the operation clock generator 14. The processing circuit 11 determines the processing contents (for example, the step number of the microprogram) to be executed based on the count value, and processes each sample of waveform data in synchronization with the word clock generated by the operation counter 15. (Musical tone generation, sound characteristic control, etc.).

  The operation clock generated by the operation clock generator 24 of the slave LSI 20 is supplied to its own processing circuit 21 and the first and second serial I / Os 22 and 23 and also to the operation counter 25. The operation counter 25 of the slave LSI 20 counts the operation clock supplied from the operation clock generator 14. The count upper limit value of the operation counter 25 is a value corresponding to one clock cycle of the word clock (“4095” as an example in this embodiment). The operation counter 25 repeats counting the number of operation clocks from the lower limit value “0” to the upper limit value “4095”. The count value of the operation counter 25 is supplied to its processing circuit 21, the first and second sial I / Os 22 and 23, and the RT correction unit 27. The operation of the operation clock and the count value of the operation counter 25 for each part in the slave LSI 20 is the same as that of the master LSI 10. That is, the sampling period for processing the waveform data at each part in the slave LSI 20 is given by the count value of the operation counter 25. The slave LSI 20 is different from the master LSI 10 in that the count start timing (timing of the lower limit “0”) of the operation counter 25 is controlled so as not to deviate significantly from the timing of the word clock supplied from the master LSI 10. By making the count start timing of the operation counter 25 substantially the same as the count start timing of the operation counter 15 of the master LSI 10, the slave LSI 20 generates a serial transmission clock having substantially the same timing as the serial transmission clock of the master LSI 10. Serial transmission can be performed between the LSI 20 and the master LSI 10.

  When the count timing of the operation counter 25 of the slave LSI 20 and the count timing of the operation counter 15 of the master LSI 10 are shifted, the method of synchronizing the count timing of both counters is basically that the word clock is sent to the slave LSI 20. This is a technique equivalent to the “reset type” in the prior art that resets the count value of the operation counter 25 at the input timing. The present invention is characterized in that the RT counter 27 does not reset the operation counter 25 even if the count timing is slightly shifted, and resets the operation counter 25 only when a specific condition is satisfied. .

  The RT correction unit 27 detects the difference between the count timing of the operation counter 25 and the count timing of the operation counter 15 by looking at the count value of the operation counter 25 at the timing of the word clock from the master LSI 10, and the deviation is predetermined. The count value of the operation counter 25 is reset only when it exceeds the threshold value. Although the point of resetting the operation counter is the same as the “reset type” of the prior art, the purpose of the reset here is not to match the count cycle of the operation counter 25 to the master LSI 10, but to match the count timing to the master LSI 10. There is. The “count value of the operation counter 25 at the timing of the word clock” is an operation counter 15 from the minimum value “−2048” to the maximum value “+2047” when the most significant bit (the twelfth bit) is interpreted as a sign bit. This is a “deviation count value” indicating a deviation in count timing of the operation counter 25. The deviation count value is positive when the count timing (count value phase) of the operation counter 25 is earlier than that of the operation counter 15, and is negative when it is late. The absolute value of the deviation count value corresponds to the magnitude of deviation of the count timing (count value phase).

  In this embodiment, it is assumed that the RT correction unit 27 operates in an operation mode corresponding to the value of the operation mode parameter set in the control register 26. The operation mode of the RT correction unit 27 includes “mode 1” in which the operation of the operation counter 25 is always synchronized with the word clock supplied from the master LSI 10 and the count value of the operation counter 25 at the timing of the word clock from the master LSI 10 ( “Mode 2” that synchronizes when the phase) is equal to or greater than a predetermined threshold, and “Mode 0” that does not synchronize the operation of the operation counter 25 with the word clock supplied from the master LSI 10. There are street modes. The operation of “mode 2” is a characteristic operation of the RT correction unit 27.

  In “mode 2”, the RT correction unit 27 is set with a predetermined threshold value stored in the control register 26. The RT correction unit 27 counts the operation counter 25 at the timing when the count value of the operation counter 25 at the timing of the word clock from the master LSI 10 (phase to phase shift) becomes equal to or greater than a predetermined threshold. Reset the value. Here, the threshold value set in the RT correction unit 27 is a value set in advance according to the time lag of each bit data allowable in the serial transmission of data between the master LSI 10 and the slave LSI 20, and its specific value. The appropriate value is set to an appropriate value according to the serial transmission specification.

  Therefore, when the RT correction unit 27 is operating in “mode 2”, the count value (corresponding to a phase shift) of the operation counter 25 at the timing of the word clock from the master LSI 10 reaches the threshold value. The count value of the operation counter 25 is not reset according to the word clock supplied from the master LSI 10. That is, a margin corresponding to the threshold value is secured at the reset timing of the second operation clock counter unit with respect to the input timing of the word clock, and the count cycle of the operation counter 25 is supplied from the master LSI 10 if the margin is within the range of the threshold value. It is assumed that it is synchronized with the word clock.

  In the case of “mode 1”, the RT correction unit 27 resets the count value of the operation counter 25 every time a word clock is input from the master LSI 10 to the RT correction unit 27. Therefore, when the RT correction unit 27 is operating in “mode 1”, the count value of the operation counter 25 is reset each time one word clock supplied from the master LSI 10 is input. Therefore, the reset timing of the operation counter 25 is always synchronized with the word clock supplied from the master LSI 10. This is the same operation as the “reset type” word clock synchronization method of the conventional slave LSI.

  “Mode 0” is an operation mode in which the operation counter 25 is not reset even when a word clock is input from the master LSI 10 to the RT correction unit 27. That is, the count cycle of the operation counter 25 and the word clock supplied from the master LSI 10 are not synchronized. Since this is a method of using an operation counter when the LSI 20 is used alone or as a word clock master, the slave LSI does not set “mode 0” in the RT correction unit 27.

  In the example of FIG. 3, the master LSI 10 and the slave LSI 20 configuring the acoustic signal processing unit 4 are different from each other (a configuration in which only the slave LSI 20 includes the RT correction unit 27), but each of the two LSIs 10 and 20 includes The LSI may be configured with the same configuration capable of performing both functions of the master LSI and the slave LSI. FIG. 5 shows an example of the configuration of an LSI that can function as either a master LSI or a slave LSI. As shown in FIG. 5, the LSI 40 includes a processing circuit 41, a first serial I / O 42, a second serial I / O 43, an operation clock generator 44, an operation counter 45, a control register 46, and an RT correction unit 47. When the LSI 40 is caused to function as a master LSI, the operation of the operation counter 45 is not synchronized with an external clock by setting “mode 0” as an operation mode parameter in the RT correction unit 47. Further, a word clock based on the count value of the operation clock counted by the operation counter 45 is output to the slave LSI. On the other hand, when the LSI 40 is caused to function as a slave LSI, “mode 1” or “mode 2” is set as the operation mode parameter in the RT correction unit 47 and the operation counter 45 is set to the word clock supplied from the outside (master LSI). Synchronize the count cycle.

  FIG. 6 is a flowchart showing an example of a procedure of main processing executed by the CPU 1 to control the acoustic signal processing device of FIG. When starting the acoustic signal processing device, the CPU 1 performs an initial setting process for the acoustic signal processing unit 4 (step S1), and performs initial settings for other units other than the acoustic signal processing unit 4 (step S2). FIG. 7 is a flowchart showing an example of the procedure of the initial setting process of the acoustic signal processing unit 4 executed by the CPU 1 in the step S1. In step S <b> 6 of FIG. 7, the CPU 1 performs processing for setting “mode 1” as the value of the operation mode parameter of the RT correction unit 27 in the control register 26 of the slave LSI 20. If the master LSI has an RT correction unit (the configuration shown in FIG. 5), the control mode (reference numeral 46 in FIG. 5) of the master LSI stores “RT correction unit operation mode parameter value” in step S6. Mode 0 "is set. If the master LSI does not include an RT correction unit as shown in FIG. 3, the mode setting for the master LSI in step S6 is not necessary.

  In step S6, the RT correction unit 27 of the slave LSI 20 is set to operate in “mode 1”. Therefore, when the acoustic signal processing device is activated, the count cycle of the operation counter 25 of the slave LSI 20 is always synchronized with the word clock supplied from the master LSI 10. On the other hand, the master LSI 10 counts its own operation clock with an operation counter (reference numeral 15 in FIG. 3) without being synchronized with an external clock, and is ready to supply a word clock to the slave LSI 20 based on the count value. Become.

  In step S <b> 7, the CPU 1 waits for a word clock to be supplied from the master LSI 10 to the slave LSI 20. Since “mode 1” is set as the operation mode of the RT correction unit 27 of the slave LSI 20 in step S6, when the word clock is supplied from the master LSI 10 to the slave LSI 20, the RT correction unit 27 of the slave LSI 20 The count value of the operation counter 25 is reset at the timing when the word clock is input from the LSI 10. Thereby, the synchronization of the word clock phases of the slave LSI 20 and the master LSI 10 (synchronization of the count timings of the operation counter 15 and the operation counter 25) is performed. Since the word clock is input (changed) at the sampling period, it is only necessary to wait for a period corresponding to at least one sampling period in step S7.

  In step S <b> 8, the CPU 1 sets “mode 2” as the parameter value of the operation mode of the RT correction unit 27 in the control register 26 of the slave LSI 20 and sets a threshold set in the RT correction unit 27. Thereby, the slave LSI 20 until the difference between the count value of the operation counter 25 at the timing when the word clock is supplied from the master LSI 10 and the number of clocks of the operation clock corresponding to one clock of the word clock reaches the threshold value. The operation counter 25 is set not to be reset according to the word clock supplied from the master LSI 10. In step S <b> 9, the CPU 1 sets predetermined initial data in each of the control register 16 of the master LSI 10 and the control register 26 of the slave LSI 20. The initial data set here is, for example, data for instructing to turn off sound generation for all sound generation channels if the LSI is a musical sound generation unit (sound source). For example, the LSI is a sound characteristic control unit (effector). If there is, it is data for instructing output mute of the waveform data.

  Returning to FIG. 6, the CPU 1 performs the main operation of the acoustic signal processing apparatus after performing the initial settings in the above steps S1 and S2. That is, the CPU 1 detects some event such as input of operation data according to the operation of the operation element 5 or input of waveform data from the input unit 8 (step S3), and when an event is detected (YES in step S4), Processing corresponding to the detected event is executed (step S5). Specifically, the processing executed in step S5 supports sound generation when, for example, the acoustic signal processing unit 4 (master LSI 10 and slave LSI 20) includes one or more tone signal generation units (TG). Depending on the event (note-on), assign one of the sound channels, set the tone control parameters for the sound channel assigned to the register, and instruct the sound channel to start generating waveform data and specify the volume For example, the volume parameter value of the sound generation channel generating the waveform data is changed according to the event (expression) to change the volume of the waveform data. Further, when the acoustic signal processing unit 4 includes a sound characteristic control unit (TCC), by setting a microprogram, an address, a coefficient, and the like of the selected effect in a register in accordance with an event for selecting the effect And a process for executing signal processing of the selected effect, and a process for changing the address of the register or the value of the coefficient in accordance with an event for changing the parameter of the effect.

  The operation of the word clock synchronization (synchronization of the word clock of the master LSI 10 and the count cycle of the operation counter 25) between the master LSI 10 and the slave LSI 20 in the main operation of the acoustic signal processing device will be described. The master LSI 10 and the slave LSI 20 are supplied with the synchronous clock output from the S_CLK generator 30, respectively. The operation clock generator 14 of the master LSI 10 and the operation clock generator 24 of the slave LSI 20 each generate an operation clock synchronized with the synchronous clock. The master LSI 10 counts the operation clock generated by the operation clock generator 14 in the operation counter 15 and processes the sample of waveform data synchronized with the word clock at a timing synchronized with the count value of the operation counter 15. The word clock that is the most significant bit of the count value is supplied to the slave LSI 20.

  The operation counter 25 of the slave LSI 20 counts the operation clock generated by the operation clock generator 24. Since the RT correction unit 27 of the slave LSI 20 is set to operate in “mode 2” in step S8, the count value (corresponding to the phase shift) of the operation counter 25 at the timing of the word clock from the master LSI 10 is Until the threshold value is reached, the count value of the operation counter 25 corresponding to the word clock supplied from the master LSI 10 is not reset. When the count value of the operation counter 25 (corresponding to a phase shift) at the timing of the word clock from the master LSI 10 exceeds the threshold, the RT correction unit 27 resets the operation counter 25 and the operation of the slave LSI 20 The count timing of the counter 25 is matched with the count timing of the operation counter 15 of the master LSI 10.

  FIG. 8 shows an allowable difference between the threshold value of the RT correction unit 27, that is, the count value of the operation counter 25 at the timing when the word clock is supplied from the master LSI 10 and the number of clocks of the operation clock corresponding to one clock of the word clock. It is a timing chart for demonstrating the range to perform. The threshold is determined based on the specification of serial transmission of data between the LSIs 10 and 20, specifically, the allowable limit of the time lag of each bit data with respect to the word clock. In FIG. 8, (a) is a word clock of one clock (one cycle). For example, as an example of serial transmission specifications, as described above, the operation clock of the master LSI 10 and the slave LSI 20 is about 200 MHz, the serial transmission clock between the LSIs is about 2.5 MHz, and the operation clock for one serial transmission clock. Assume that the number of clocks is 80. (B) shows how a sample of waveform data is serially transmitted in one word clock. In serial transmission of the above specifications, samples of 2-channel stereo waveform data (stereo signal) of L channel and R channel are serially transmitted by 20 bits each (maximum of 26 bits can be transmitted). Also, as shown in (b), the data for one channel of the stereo signal is transmitted within a half cycle of the word clock, and the rising and falling timings of the word clock indicate the head of the data of each channel. Show.

  As an example of the serial transmission specification, if the allowable limit of the time lag of each bit data in serial transmission is 25%, the data transmission timing of the slave LSI 10 with respect to the serial transmission clock of the master LSI 10 shown in FIG. When there is a time lag advanced by 25%, as shown in (d), in the slave LSI 20, the transmission start timing of the waveform data sample is advanced by 25% with respect to the rise and fall of the word clock. On the other hand, when there is a time lag delayed by 25%, the slave LSI 20 delays the waveform data sample transmission start timing by 25% with respect to the rise and fall of the word clock, as shown in FIG. In any case, the serial transmission of the waveform data can be performed between the master LSI 10 and the slave LSI 20 within the allowable limit range. When the time lag of each bit data in serial transmission is expressed by an operation clock, in the example described here, the number of clocks of the operation clock with respect to one serial transmission clock is 80, so 25% of each bit data in serial transmission is 25%. The time shift corresponds to 20 clocks of the operation clock. Therefore, the time lags shown in (d) and (c) correspond to advance or delay of 20 clocks of the operation clock of the slave LSI with respect to the timing of the word clock, respectively. 8C, 8D, and 8E are obtained by enlarging the time axis of FIGS. 8A and 8B by about 50 times.

  Therefore, by setting the clock number “20 clocks” of the operation clock corresponding to the time shift allowable limit (25%) of each bit data in the serial transmission to the threshold value of the RT correction unit 27, as in this embodiment. When the number of operation clocks for one word clock is “4096”, the upper limit value of the deviation count value is “+20” (corresponding to “20” of the count value), and the lower limit value is “−20” ( It corresponds to the count value “4076”). The phase shift between the count value of the operation counter 25 and the count value of the operation counter 15 is allowed by a threshold value. If the shift is within the threshold value, the count cycle of the operation counter 25 and the word clock supplied from the master LSI 10 Is considered to be synchronized. Thus, the count value of the operation counter 25 at the timing of the word clock from the master LSI 10 is in the range of “4076” to “4095” or “0” to “20” (the deviation count value “−20” to “+20”). If it is within the range), the operation counter 25 is not reset in accordance with the timing of the word clock, and the waveform data quality deterioration caused by the reset of the operation counter 25 can be prevented. Then, the RT correction unit 27 sets the count value of the operation counter 25 at the timing of the word clock from the master LSI 10 to a range of “21” to “4075” (the deviation count value is “−21” or less or “+21” or more). The count value of the operation counter 25 is reset to the phase of the count value of the operation counter 15 of the master LSI 10 by resetting the count value of the operation counter 25 at the timing of the word clock from the master LSI 10. Match.

  As described above, according to the present embodiment, by providing the RT correction unit 27 in the slave LSI 20, the count value (corresponding to the phase shift) of the operation counter 25 at the timing of the word clock from the master LSI 10 is in a range corresponding to the threshold value. The operation counter 25 is reset at the timing of the word clock only when it deviates from the state, that is, the difference between the phase of the count value of the operation counter 25 of the slave LSI 20 and the phase of the count value of the operation counter 15 of the master LSI 10 becomes the threshold value. By configuring so that the operation counter 25 is not reset as long as it does not exceed, it is possible to prevent deterioration of the quality of waveform data caused by resetting the operation counter 25 while ensuring the reliability of serial transmission between LSIs.

  Since the operation clock of the master LSI 10 and the operation clock of the slave LSI 20 are synchronized with each other, the master LSI 10 and the slave LSI 20 ideally operate with the same operation clock. However, since the operation clock generators 14 and 24 actually generate the respective operation clocks by multiplying the synchronization clocks, the operation clocks of the master LSI 10 and the slave LSI 20 have a “slight frequency shift”. Is generated. A phase difference occurs between the count value of the operation counter 15 and the count value of the operation counter 25 due to a “slight frequency shift” between the operation clocks of the star LSI 10 and the slave LSI 20. However, since the operation clock of the master LSI 10 and the operation clock of the slave LSI 20 are clocks synchronized with the same synchronous clock, the phase difference does not increase so much as long as it is a factor. 27 does not cause the operation counter 25 to be reset. Other factors that cause a larger phase difference include, for example, sudden noise, signal jumps, electromagnetic waves, and the like. Due to these factors, when a phase difference greater than or equal to the threshold value occurs between the count value of the operation counter 15 and the count value of the operation counter 25, the RT correction unit 27 resets the operation counter 25 at the timing of the word clock, Resolve the phase difference. However, it is very rare for such a factor to occur. Therefore, according to the acoustic signal processing device of the present invention, it is possible to substantially eliminate the quality deterioration of the waveform data due to the resetting of the operation counter 25.

  The acoustic signal processing unit 4 in FIG. 3 is connected to the output unit 9 by using the LSI 10 connected to the waveform data input unit 8 among the two LSIs 10 and 20 connected in series as a word clock master LSI. In the example shown in FIG. 9A, the connected LSI 20 is connected to the waveform data input unit 8 of the two serially connected LSIs 48 and 49 as shown in FIG. 9A. The LSI 48 may be a word clock slave LSI, and the LSI 49 connected to the waveform data output unit 9 may be a word clock master LSI. That is, the master LSI may be upstream of the waveform data path as shown in FIG. 3, or may be downstream of the waveform data path as shown in FIG.

  When three or more LSIs are serially connected, any one of the plurality of LSIs becomes a master LSI, and the rest become slave LSIs. FIG. 9B shows a connection example when three or more LSIs are serially connected. In FIG. 9B, among the four LSIs 50, 51, 52, and 53 connected serially, the LSI 51 becomes a master LSI and supplies a word clock to the slave LSIs 50, 52, and 53. In this case, the serial transmission between the slave LSIs 50 and 52 and the master LSI 51 is a serial transmission between the master LSI and the slave LSI as in the connection example in which the two LSIs described above are serially connected. Waveform data is serially transmitted between the slave LSIs with the LSI 53. In this way, when the waveform data is serially transmitted between slave LSIs, the tolerance for the time shift of each bit data with respect to the word clock is narrower than when the waveform data is directly transmitted serially with the master LSI. The threshold value set in the unit is set to half of the threshold value when serial transmission is performed between the master LSI and the slave LSI. That is, assuming that the number of operation clocks for one word clock is 4096, and the allowable time shift limit of each bit data in serial transmission is 25%, the RT correction unit is used when serially transmitting waveform data between slave LSIs. The threshold value to be set to “10 clocks” is the number of operating clocks. In this case, the count position of the operation counter 25 at the timing of the word clock from the master LSI is in the range of “4086” to “4095” or “0” to “10” (the deviation count values “−10” to “+10”). If it is within the range, the operation counter 25 is not reset. In this way, when the waveform data is serially transmitted between the slave LSIs, a small threshold (1/2 threshold) is set in the RT correction unit so that the operation counter 25 is reset with a small deviation.

  In the above embodiment, as the initial setting process of the acoustic signal processing unit 4, “mode 1” is set as the operation mode of the RT correction unit 27 in step S 6 of FIG. 7, and the timing of the word clock and the count of the operation counter 25 are set. After the operations are synchronized (step S7), "mode 2" mode 2 is set as the operation mode of the RT correction unit 27 in step S8. However, this process is not limited to the method realized by the process of switching the operation mode of the RT correction unit 27, and is substantially the same as mode 1 by setting “0” as the threshold value of the RT correction unit 27 in step S6. After the operation (always synchronized), a substantial threshold value, that is, a value corresponding to an allowable limit of a time lag of each bit data in serial transmission can be set in step S8. The control for initial setting of the signal processing unit 4 is not executed by the control of the CPU 1 as in the above embodiment, but for initial setting including threshold switching processing of the RT correction unit when the slave LSI is activated. By executing the microprogram in the slave LSI, the slave LSI may automatically execute it.

  In the above embodiment, the count timing deviation is compared with the threshold at each word clock timing, and reset is performed according to the comparison result. You may be made to perform in the timing. For example, the count timing shift may be compared with a threshold value using a certain word clock, and the reset may be performed at the next word clock timing according to the comparison result.

  Further, the sampling frequency, the synchronization clock, the operation clock, the serial transmission clock frequency, the multiplication number of the operation clock generators 14 and 24, and the frequency division ratio when generating the serial transmission clock in the above embodiment are merely examples. Each can be designed with different values. Also, the allowable limit of the time lag of each bit data in serial transmission is an example, and varies depending on the serial transmission circuit and operating conditions.

1 is a block diagram showing an example of an acoustic signal processing device according to an embodiment of the present invention. (A)-(c) is a figure explaining the specific example of the processing content of the acoustic signal processing part with which the acoustic signal processing apparatus of FIG. 1 is equipped. The block diagram which shows the structural example of the some integrated circuit (LSI) which comprises an acoustic signal process part. FIG. 4 is a block diagram showing a detailed configuration example of the operation clock generator of FIG. 3. The block diagram which shows another structural example of the some integrated circuit which comprises an acoustic signal process part. The flowchart which shows an example of the procedure of the main process of an acoustic signal processing apparatus. The flowchart which shows an example of the procedure of the initial setting process of an acoustic signal process part. 6 is a timing chart for explaining a relationship between time shifts of a word clock and a serial transmission clock (operation clock). (A) And (b) is a figure explaining the variation of the example of a connection of the some integrated circuit which comprises an acoustic signal process part.

Explanation of symbols

1 CPU, 2 flash memory, 3 RAM, 4 acoustic signal processing unit, 5 operator, 6 display, 7 communication I / O, 8 input unit, 9 output unit, 10 master LSI, 11 processing circuit, 12, 13 serial I / O, 14 operation clock generator, 15 operation counter, 16 control register, 20 slave LSI, 21 processing circuit, 22, 23 serial I / O, 24 operation clock generator, 25 operation counter, 26 control register, 27 reset Timing correction unit, 30 synchronous clock generator

Claims (2)

In an acoustic signal processing device comprising two or more integrated circuits and a synchronous clock generation unit that generates a synchronous clock having a constant period and outputs the generated synchronous clock to each of the plurality of integrated circuits.
One integrated circuit of the plurality of integrated circuits is:
A first operation clock generation unit that generates a first operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit;
A first word clock generator that divides the first operation clock to generate a first word clock;
A first signal processing unit for processing waveform data synchronized with the first word clock based on the first operation clock;
A first serial communication unit that is connected to another integrated circuit of the plurality of integrated circuits and serially communicates waveform data with the other connected integrated circuit;
A first integrated circuit comprising a word clock output unit that outputs the first word clock to another integrated circuit of the plurality of integrated circuits;
Another integrated circuit of the plurality of integrated circuits is:
A second operation clock generation unit that generates a second operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit;
A second word clock generator for dividing the second operation clock to generate a second word clock;
A word clock input unit for inputting a first word clock output from the word clock output unit of the first integrated circuit;
Phase comparison of the first word clock and the second word clock generated by the second word clock generation unit at the word clock input unit, and the phase difference corresponds to the allowable limit of the phase shift of the serial communication transmission clock A correction unit that controls the generation operation of the second word clock generation unit so that the phase of the second word clock is substantially the same as the phase of the first word clock when the predetermined threshold value is greater than or equal to
A second signal processing unit for processing waveform data synchronized with the second word clock based on the second operation clock;
A second integrated circuit which is connected to another integrated circuit of the plurality of integrated circuits and includes a second serial communication unit for serially communicating waveform data with the other connected integrated circuit. The
The serial communication is at least one of transmitting waveform data from the first integrated circuit to the second integrated circuit, and transmitting waveform data from the second integrated circuit to the first integrated circuit,
When transmitting waveform data from the first integrated circuit to the second integrated circuit, the first serial communication unit is based on a first serial transmission clock generated by dividing the first operation clock. While transmitting the waveform data in synchronization with the first word clock, the second word clock based on the second serial transmission clock generated by the second serial communication unit dividing the second operation clock. The second serial communication unit divides the second operation clock when receiving the waveform data synchronized with the second integrated circuit and transmitting the waveform data from the second integrated circuit to the first integrated circuit. The waveform data synchronized with the second word clock is transmitted based on the second serial transmission clock generated by the first serial communication unit. The audio signal processing apparatus according to claim <br/> to perform the reception of the waveform data synchronized with the first word clock based on the first serial transmission clock generated by the first operation clock divides. In an acoustic signal processing device comprising two or more integrated circuits and a synchronous clock generation unit that generates a synchronous clock having a constant period and outputs the generated synchronous clock to each of the plurality of integrated circuits.
One integrated circuit of the plurality of integrated circuits is:
A first operation clock generation unit that generates a first operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit;
A first operation clock counter for counting the first operation clock and generating a first word clock at a rate of one clock for each predetermined count value;
A first signal processing unit for processing waveform data synchronized with the first word clock based on the first operation clock;
A first serial communication unit connected to another integrated circuit of the plurality of integrated circuits and serially communicating waveform data with the other connected integrated circuit;
A first integrated circuit comprising a word clock output unit that outputs the first word clock to another integrated circuit of the plurality of integrated circuits;
Another integrated circuit of the plurality of integrated circuits is:
A second operation clock generation unit that generates a second operation clock obtained by multiplying the synchronization clock output from the synchronization clock generation unit;
A second operation clock counter for counting the second operation clock and generating a second word clock at a rate of one clock for each predetermined count value;
A word clock input unit for inputting a word clock output from the word clock output unit of the first integrated circuit;
At the timing when the first word clock is input to the word clock input unit, the count value of the second operation clock counter unit at that time is a predetermined range corresponding to the allowable limit of the phase shift of the transmission clock of the serial communication And a correction unit that resets the second operation clock counter unit when it is not within the predetermined range;
A second signal processing unit for processing waveform data synchronized with the second word clock based on the second operation clock;
A second integrated circuit which is connected to another integrated circuit of the plurality of integrated circuits and includes a second serial communication unit for serially communicating waveform data with the other connected integrated circuit. The
The serial communication is at least one of transmitting waveform data from the first integrated circuit to the second integrated circuit, and transmitting waveform data from the second integrated circuit to the first integrated circuit,
When transmitting waveform data from the first integrated circuit to the second integrated circuit, the first serial communication unit is based on a first serial transmission clock generated by dividing the first operation clock. While transmitting the waveform data in synchronization with the first word clock, the second word clock based on the second serial transmission clock generated by the second serial communication unit dividing the second operation clock. The second serial communication unit divides the second operation clock when receiving the waveform data synchronized with the second integrated circuit and transmitting the waveform data from the second integrated circuit to the first integrated circuit. The waveform data synchronized with the second word clock is transmitted based on the second serial transmission clock generated by the first serial communication unit. The audio signal processing apparatus according to claim <br/> to perform the reception of the waveform data synchronized with the first word clock based on the first serial transmission clock generated by the first operation clock divides.

Images