JP5228251B2 - Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion - Google Patents

Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion Download PDF

Info

Publication number
JP5228251B2
JP5228251B2 JP2007122283A JP2007122283A JP5228251B2 JP 5228251 B2 JP5228251 B2 JP 5228251B2 JP 2007122283 A JP2007122283 A JP 2007122283A JP 2007122283 A JP2007122283 A JP 2007122283A JP 5228251 B2 JP5228251 B2 JP 5228251B2
Authority
JP
Japan
Prior art keywords
film
copper alloy
flat panel
panel display
target
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007122283A
Other languages
Japanese (ja)
Other versions
JP2008277685A (en
Inventor
暁 森
守斌 張
昭史 三島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Materials Corp
Original Assignee
Mitsubishi Materials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Materials Corp filed Critical Mitsubishi Materials Corp
Priority to JP2007122283A priority Critical patent/JP5228251B2/en
Publication of JP2008277685A publication Critical patent/JP2008277685A/en
Application granted granted Critical
Publication of JP5228251B2 publication Critical patent/JP5228251B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Physical Vapour Deposition (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)

Description

この発明は、アモルファスSiおよびガラス基板表面に対する密着性に優れた銅合金膜からなるTFTトランジスターを用いたフラットパネルディスプレイ用配線膜および電極膜を形成するためのスパッタリングターゲットに関するものである。 The present invention relates to a sputtering target for forming a wiring film for a flat panel display and an electrode film using a TFT transistor composed of amorphous Si and a copper alloy film having excellent adhesion to the glass substrate surface.

アクティブマトリックス方式で駆動するTFTトランジスターを用いたフラットパネルディスプレイとして、液晶ディスプレイ、プラズマディスプレイ、有機ELディスプレイ、無機ELディスプレイなどが知られている。これらTFTトランジスターを用いたフラットパネルディスプレイにはガラス基板表面に格子状に金属膜からなる配線が密着形成されており、この金属膜からなる格子状配線の交差点にTFTトランジスターが設けられていて、このTFTトランジスターのゲート電極も金属膜で形成されている。
このTFTトランジスターを図1の断面概略説明図に基づいて説明すると、TFTトランジスターはガラス基板1の表面に金属膜からなる配線2が形成されており、この配線2の上にSiN膜3が形成されており、さらにSiN膜3の上にアモルファスSi膜4が形成されており、さらにアモルファスSi膜4の上に金属膜からなるドレイン電極5およびソース電極6が形成されている。ガラス基板1の表面に形成されている配線2並びにアモルファスSi膜4の上に形成されているドレイン電極5およびソース電極6は一般に純銅膜が使用されている。
しかし、純銅膜で構成されている配線2はガラス基板1に対する密着性が悪く、ドレイン電極5およびソース電極6はアモルファスSi膜4と容易に合金を形成する。そのために、近年、配線2、ドレイン電極5およびソース電極6には、ガラス基板1に対して密着性に優れ、アモルファスSi膜4に対し合金を形成し難い酸素を含む銅膜が使用されるようになってきた(特許文献1、2参照)。
特開平5−25612号公報 特開平8−26889号公報
Liquid crystal displays, plasma displays, organic EL displays, inorganic EL displays and the like are known as flat panel displays using TFT transistors driven by an active matrix method. In these flat panel displays using TFT transistors, wiring made of a metal film in a grid pattern is formed in close contact with the surface of the glass substrate, and TFT transistors are provided at the intersections of the grid pattern wiring made of the metal film. The gate electrode of the TFT transistor is also formed of a metal film.
The TFT transistor will be described based on the schematic cross-sectional view of FIG. 1. In the TFT transistor, a wiring 2 made of a metal film is formed on the surface of the glass substrate 1, and a SiN film 3 is formed on the wiring 2. Further, an amorphous Si film 4 is formed on the SiN film 3, and a drain electrode 5 and a source electrode 6 made of a metal film are further formed on the amorphous Si film 4. A pure copper film is generally used for the wiring 2 formed on the surface of the glass substrate 1 and the drain electrode 5 and the source electrode 6 formed on the amorphous Si film 4.
However, the wiring 2 made of a pure copper film has poor adhesion to the glass substrate 1, and the drain electrode 5 and the source electrode 6 easily form an alloy with the amorphous Si film 4. Therefore, in recent years, for the wiring 2, the drain electrode 5, and the source electrode 6, a copper film containing oxygen that has excellent adhesion to the glass substrate 1 and is difficult to form an alloy with respect to the amorphous Si film 4 is used. (See Patent Documents 1 and 2).
JP-A-5-25612 JP-A-8-26889

しかし、TFTトランジスターを用いたフラットパネルディスプレイは、近年、益々大型化する一方で、飛行機、自動車などに搭載されるようになり、飛行機の着陸時や自動車の悪路走行時など激しい振動を受ける機会が多くなってきた。かかる状態に置かれたTFTトランジスターを用いたフラットパネルディスプレイの配線および電極の密着性が悪いと剥離が発生してフラットパネルディスプレイの故障につながることがあり、この剥離を防止するために一層密着性に優れた銅膜が求められている。   However, flat panel displays using TFT transistors have become increasingly large in recent years, and have been installed in airplanes and automobiles, and have the opportunity to experience severe vibrations when airplanes land and when automobiles travel on rough roads. Has increased. If the adhesion of the wiring and electrodes of the flat panel display using the TFT transistor placed in such a state is poor, peeling may occur, leading to failure of the flat panel display. There is a demand for a copper film excellent in the above.

そこで、本発明者等は、さらに一層密着性に優れた銅膜を開発し、これをTFTトランジスターを用いたフラットパネルディスプレイにおける配線および電極に適用すべく研究を行った。その結果、
(イ)純銅(特に純度:99.99%以上の無酸素銅)に、酸素を0.4〜6原子%を含有し、さらにNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%を含有した成分組成を有する銅合金膜は、従来の酸素を含む銅膜に比べて、電気抵抗がほぼ同じでかつガラス基板およびアモルファスSiに対する密着性が一層優れていることから、この成分組成を有する銅合金膜をTFTトランジスターを用いたフラットパネルディスプレイ用配線および電極として使用した場合に激しい振動を長期間受ける過酷な環境下にあっても剥離することがなく、したがって、故障することがないので信頼性が一層向上する、
(ロ)前記フラットパネルディスプレイ用配線および電極を構成する銅合金膜は、酸素:0.4〜6原子%を含有し、さらにNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%を含有し、残部がCuおよび不可避不純物からなる成分組成を有する前記銅合金膜と同じ成分組成を有するターゲットを用いてスパッタリングすることにより形成される、という研究結果が得られたのである。
Therefore, the present inventors have developed a copper film having further excellent adhesion, and have studied to apply it to wiring and electrodes in a flat panel display using TFT transistors. as a result,
(I) Pure copper (especially purity: 99.99% or more oxygen-free copper) contains 0.4 to 6 atomic% of oxygen, and further includes one or more of Ni, Co and Zn. The copper alloy film having a component composition containing 0.001 to 3 atomic% is substantially the same in electrical resistance as compared with the conventional copper film containing oxygen, and has better adhesion to the glass substrate and amorphous Si. Therefore, when a copper alloy film having this component composition is used as a wiring and an electrode for a flat panel display using a TFT transistor, it does not peel even in a harsh environment that receives severe vibration for a long time, Therefore, since there is no failure, the reliability is further improved.
(B) The copper alloy film constituting the flat panel display wiring and electrode contains oxygen: 0.4 to 6 atomic%, and further includes one or more of Ni, Co and Zn in total. The result of research that it is formed by sputtering using a target having the same component composition as the copper alloy film having a component composition of 0.001 to 3 atomic% and the balance being composed of Cu and inevitable impurities is obtained. It was done.

この発明は、上記の研究結果に基づいてなされたものであって、
(1)酸素:0.4〜6原子%を含有し、さらにNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%を含有し、残部がCuおよび不可避不純物からなる組成を有する密着性に優れたTFTトランジスターを用いたフラットパネルディスプレイ用配線または電極を形成するためのスパッタリングターゲット、に特徴を有するものである。

This invention was made based on the above research results,
(1) Oxygen: 0.4 to 6 contain an atom%, further Ni, containing 0.001 atomic% of one or two or more in total of Co and Zn, the balance being Cu and It is characterized by a sputtering target for forming a wiring or electrode for a flat panel display using a TFT transistor having an inevitable impurity composition and excellent adhesion.

この発明の密着性に優れたTFTトランジスターを用いたフラットパネルディスプレイの配線および電極を構成する銅合金膜は、ターゲットを用いて不活性ガス雰囲気中でスパッタリングすることにより作製する。このターゲットは、無酸素銅粉末、Ni粉末、Co粉末、Zn粉末およびCuO粉末を用意し、これら原料粉末を配合し、ボールミルで混合して混合粉末を作製し、この混合粉末をホットプレスし、得られたホットプレス体を機械加工することにより作製することができる。   The copper alloy film constituting the wiring and electrodes of the flat panel display using the TFT transistor having excellent adhesion according to the present invention is produced by sputtering in an inert gas atmosphere using a target. This target prepared oxygen-free copper powder, Ni powder, Co powder, Zn powder and CuO powder, blended these raw material powders, mixed with a ball mill to produce a mixed powder, hot pressed this mixed powder, It can produce by machining the obtained hot press body.

この発明の密着性に優れたTFTトランジスターを用いたフラットパネルディスプレイにおける配線および電極を構成する銅合金膜、並びにこの銅合金膜を成膜するためのターゲットの成分組成の範囲を前述のごとく限定した理由を説明する。   As described above, the copper alloy film constituting the wiring and electrodes in the flat panel display using the TFT transistor having excellent adhesion of the present invention and the range of the component composition of the target for forming the copper alloy film are limited as described above. Explain why.

(a)銅合金膜の成分組成:
配線および電極を構成する銅合金膜に含まれる酸素を0.4〜6原子%に限定したのは、TFTトランジスターを用いたフラットパネルディスプレイにおける配線および電極を構成する銅合金膜に酸素を含有させることにより密着強度を向上させることができるが、その含有量が0.4原子%未満では密着強度の十分な効果が得られないので好ましくなく、一方、6原子%を越えて含有すると電気抵抗が上昇し、フラットパネルディスプレイにおける配線および電極に使用する膜としては好ましくないからである。
さらに、配線および電極を構成する銅合金膜に含まれるNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%に限定したのは、これら成分は酸素と共存することによりガラス基板およびアモルファスSi膜表面に対する密着性を一層向上させる作用を有するので添加するが、これら成分のうちの1種または2種以上を合計で0.001原子%未満添加しても密着強度向上の効果が得られず、一方、3原子%を越えて添加すると、配線および電極の電気抵抗が上昇するので好ましくないことによるものである。
(A) Component composition of copper alloy film:
The reason why the oxygen contained in the copper alloy film constituting the wiring and the electrode is limited to 0.4 to 6 atomic% is that the copper alloy film constituting the wiring and the electrode in the flat panel display using the TFT transistor contains oxygen. However, if the content is less than 0.4 atomic%, a sufficient effect of the adhesion strength cannot be obtained. On the other hand, if the content exceeds 6 atomic%, the electric resistance is low. This is because it rises and is not preferable as a film used for wiring and electrodes in a flat panel display.
In addition, one or more of Ni, Co and Zn contained in the copper alloy film constituting the wiring and the electrode are limited to 0.001 to 3 atomic% in total. These components coexist with oxygen. Is added because it has the effect of further improving the adhesion to the glass substrate and the amorphous Si film surface, but even if one or more of these components are added in total less than 0.001 atomic% This is because the effect of improving the strength cannot be obtained, but adding more than 3 atomic% is not preferable because the electric resistance of the wiring and the electrode increases.

(b)ターゲットの成分組成:
この発明の銅合金膜を成膜するためのターゲットに含まれる酸素を0.4〜6原子%に限定したのは、ターゲットに含まれる酸素が0.4原子%未満ではスパッタリングすることにより形成される銅合金膜に含まれる酸素が0.4原子%未満となって所望の効果が得られなくなるので好ましくなく、一方、ターゲットに含まれる酸素が6原子%を越えて含まれるようになると、スパッタリングして得られた膜の密着性は向上するものの電気抵抗が上昇するので好ましくないからである。
さらに、銅合金膜を成膜するためのターゲットに含まれるNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%に限定したのは、これら成分のうちの1種または2種以上を合計で0.001原子%より少なく添加したターゲットは、これを用いてスパッタリングしてもNi、CoおよびZnのうちの1種または2種以上を合計で0.001原子%未満含有する銅合金膜が形成されて十分な密着性を有する銅合金膜が得られないので好ましくないからであり、一方、3原子%を越えて添加したターゲットを使用してスパッタリングすると、成膜される銅合金膜に含まれるこれら成分の含有量が3原子%を越えるようになり、電気抵抗が上昇するので好ましくないことによるものである。
(B) Target component composition:
The reason why the oxygen contained in the target for forming the copper alloy film of the present invention is limited to 0.4 to 6 atomic% is that the oxygen contained in the target is less than 0.4 atomic% by sputtering. The oxygen contained in the copper alloy film is less than 0.4 atomic%, which is not preferable because the desired effect cannot be obtained. On the other hand, if the oxygen contained in the target exceeds 6 atomic%, sputtering is performed. This is because although the adhesion of the film thus obtained is improved, the electrical resistance increases, which is not preferable.
Furthermore, the total of one or more of Ni, Co and Zn contained in the target for forming the copper alloy film is limited to 0.001 to 3 atomic%. A target to which one or two or more types are added in a total amount of less than 0.001 atom% is used, and even if sputtering is performed using this target, one or more types of Ni, Co, and Zn are added in total to 0.001 atom. This is because a copper alloy film containing less than 1% is formed, and a copper alloy film having sufficient adhesion cannot be obtained. This is because the content of these components contained in the copper alloy film to be formed exceeds 3 atomic% and the electric resistance increases, which is not preferable.

この発明のTFTトランジスターを用いたフラットパネルディスプレイにおける配線および電極は、ガラス基板およびアモルファスSi膜に対する密着性に優れ、激しい振動を受けるなど過酷な環境下で長期間使用しても剥離することがなく、したがって、故障することがないTFTトランジスターを用いたフラットパネルディスプレイを提供することができるという優れた効果を奏するものである。   The wiring and electrodes in the flat panel display using the TFT transistor of the present invention have excellent adhesion to the glass substrate and the amorphous Si film, and do not peel off even when used for a long time in harsh environments such as severe vibration. Therefore, it is possible to provide an excellent effect that a flat panel display using a TFT transistor that does not break down can be provided.

純度:99.99質量%の純Cu粉末、Ni粉末、Co粉末、Zn粉末およびCuO粉末を用意し、これら原料粉末を表1〜2に示される配合割合で配合し、ボールミルで混合して混合粉末を作製し、この混合粉末を温度:700℃、圧力:40トンに保持することによりホットプレスし、得られたホットプレス体を機械加工して直径:152mm、厚さ:12mmの寸法を有し表1〜2に示される成分組成を有する本発明銅合金スパッタリングターゲット(以下、本発明ターゲットという)1〜24、比較銅合金スパッタリングターゲット(以下、比較ターゲットという)1〜6および純銅からなるスパッタリングターゲット(以下、従来ターゲットという)1を作製した。   Purity: 99.99 mass% pure Cu powder, Ni powder, Co powder, Zn powder and CuO powder are prepared, these raw material powders are blended in the blending ratios shown in Tables 1-2, and mixed by a ball mill and mixed. A powder was prepared, and this mixed powder was hot pressed by holding at a temperature of 700 ° C. and a pressure of 40 tons. The obtained hot pressed body was machined to have a diameter of 152 mm and a thickness of 12 mm. The present invention copper alloy sputtering target (hereinafter referred to as the present invention target) 1 to 24, the comparative copper alloy sputtering target (hereinafter referred to as the comparative target) 1 to 6 having the composition shown in Tables 1 and 2 and sputtering made of pure copper. A target (hereinafter referred to as a conventional target) 1 was produced.

さらに、無酸素銅製バッキングプレートを用意し、この無酸素銅製バッキングプレートに前記本発明ターゲット1〜24、比較ターゲット1〜6および従来ターゲット1を重ね合わせ、温度:200℃でインジウムはんだ付けすることにより本発明ターゲット1〜24、比較ターゲット1〜6および従来ターゲット1を無酸素銅製バッキングプレートに接合してバッキングプレート付きターゲットを作製した。 Furthermore, by preparing an oxygen-free copper backing plate, the present invention targets 1 to 24, comparative targets 1 to 6 and the conventional target 1 are superposed on the oxygen-free copper backing plate, and indium soldered at a temperature of 200 ° C. Invention targets 1 to 24, comparative targets 1 to 6 and conventional target 1 were joined to an oxygen-free copper backing plate to produce a target with a backing plate.

さらに、ガラス基板(縦:50mm、横:50mm、厚さ:0.7mmの寸法を有するコーニング社製1737のガラス基板)およびアモルファスSiを成膜したガラス基板(縦:50mm、横:50mm、厚さ:0.7mmの寸法を有するコーニング社製1737のガラス基板)を用意した。
本発明ターゲット1〜24、比較ターゲット1〜6および従来ターゲット1を無酸素銅製バッキングプレートにはんだ付けして得られたバッキングプレート付きターゲットを、ターゲットとガラス基板およびターゲットとアモルファスSiを成膜したガラス基板との距離が70mmとなるようにスパッタリング装置にセットし、
電源:直流方式、
スパッタパワー:600W、
到達真空度:4×10−5Pa、
雰囲気ガス組成:Ar、
Arガス圧:0.67Pa、
ガラス基板加熱温度:150℃、
の条件で1分間成膜し、ガラス基板およびアモルファスSiを成膜したガラス基板の表面に、厚さ:300nmを有し、表3〜4に示される成分組成を有する本発明銅合金膜1〜24、比較銅合金膜1〜6および従来銅合金膜1を形成した。
Furthermore, a glass substrate (vertical: 50 mm, horizontal: 50 mm, thickness: 1737 glass substrate manufactured by Corning, Inc.) and a glass substrate on which amorphous Si was formed (vertical: 50 mm, horizontal: 50 mm, thickness Length: Corning 1737 glass substrate having a dimension of 0.7 mm) was prepared.
A glass with a target and a glass substrate, and a target and amorphous Si film formed on a target with a backing plate obtained by soldering the inventive targets 1 to 24, comparative targets 1 to 6 and the conventional target 1 to an oxygen-free copper backing plate. Set the sputtering equipment so that the distance to the substrate is 70 mm,
Power supply: DC method,
Sputter power: 600W
Ultimate vacuum: 4 × 10 −5 Pa,
Atmospheric gas composition: Ar,
Ar gas pressure: 0.67 Pa,
Glass substrate heating temperature: 150 ° C.
The copper alloy film 1 to 1 of the present invention having a thickness of 300 nm and having the composition shown in Tables 3 to 4 on the surface of the glass substrate and the glass substrate on which the amorphous Si film is formed. 24, comparative copper alloy films 1 to 6 and conventional copper alloy film 1 were formed.

得られた本発明銅合金膜1〜24、比較銅合金膜1〜6および従来銅合金膜1をそれぞれJIS-K5400に準じ、1mm間隔で縦横11本ずつカッターで切り込み、本発明銅合金膜1〜24、比較銅合金膜1〜6および従来銅合金膜1に碁盤目状に切れ目を入れた後、3M社製スコッチテープで引き剥がし、ガラス基板中央部の10mm角内でガラス基板に付着していた膜の面積%を測定する碁盤目付着試験を実施し、その結果を表3〜4に示し、ガラス基板およびアモルファスSi膜に対する本発明銅合金膜1〜24、比較銅合金膜1〜6および従来銅合金膜1の密着性を評価した。
さらに、ガラス基板およびアモルファスSiを成膜したガラス基板の表面に形成された厚さ:300nmを有する本発明銅合金膜1〜24、比較銅合金膜1〜6および従来銅合金膜1を赤外線加熱炉に装入し、到達真空度:4×10−4Paの真空雰囲気中、昇温速度:5℃/min、最高温度:350℃、30分間保持の熱処理を施した。これら熱処理を施した本発明銅合金膜1〜20、比較銅合金膜1〜6および従来銅合金膜1の5点の比抵抗を四探針法により測定し、その平均値を求め、それらの結果を表3〜4に示した。
The obtained copper alloy films 1 to 24 of the present invention, comparative copper alloy films 1 to 6 and the conventional copper alloy film 1 were each cut with a cutter at 11 mm length and width at 1 mm intervals in accordance with JIS-K5400. 24, comparative copper alloy films 1 to 6 and conventional copper alloy film 1 were cut into a grid pattern, then peeled off with a 3M scotch tape, and adhered to the glass substrate within a 10 mm square at the center of the glass substrate. A cross-cut adhesion test for measuring the area% of the film was performed, and the results are shown in Tables 3 to 4. The present copper alloy films 1 to 24 and comparative copper alloy films 1 to 6 for glass substrates and amorphous Si films And the adhesiveness of the conventional copper alloy film 1 was evaluated.
Furthermore, the present invention copper alloy films 1 to 24, comparative copper alloy films 1 to 6 and conventional copper alloy film 1 having a thickness of 300 nm formed on the surface of the glass substrate and the glass substrate formed with amorphous Si are heated by infrared rays. It was charged in a furnace, and heat treatment was performed in a vacuum atmosphere with a degree of ultimate vacuum of 4 × 10 −4 Pa, a rate of temperature increase: 5 ° C./min, a maximum temperature: 350 ° C., and held for 30 minutes. The copper alloy films 1 to 20 of the present invention, the comparative copper alloy films 1 to 6 and the conventional copper alloy film 1 subjected to these heat treatments were measured for specific resistance at five points by the four-probe method, and the average value was obtained. The results are shown in Tables 3-4.

Figure 0005228251
Figure 0005228251

Figure 0005228251
Figure 0005228251

Figure 0005228251
Figure 0005228251


Figure 0005228251
Figure 0005228251

表1〜4に示される結果から、(a)本発明銅合金膜1〜24は酸素を含む銅からなる従来銅合金膜1に比べて密着性に一層優れ、比抵抗にほとんど差がないこと、(b)この発明の条件から外れて酸素、Ni、CoおよびZnを含む比較銅合金膜1〜6は比抵抗が大きくなり過ぎたり、密着性が低下するなど好ましくないことなどが分かる。   From the results shown in Tables 1 to 4, (a) the copper alloy films 1 to 24 of the present invention are more excellent in adhesion than the conventional copper alloy film 1 made of copper containing oxygen, and there is almost no difference in specific resistance. (B) It is understood that the comparative copper alloy films 1 to 6 containing oxygen, Ni, Co, and Zn are not preferable because the specific resistance is excessively increased or the adhesion is deteriorated.

TFTトランジスターの要部を説明するための概略説明図である。It is a schematic explanatory drawing for demonstrating the principal part of a TFT transistor.

符号の説明Explanation of symbols

1:ガラス基板、2:配線、3:SiN膜、4:アモルファスSi膜、5:ドレイン電極、6:ソース電極 1: glass substrate, 2: wiring, 3: SiN film, 4: amorphous Si film, 5: drain electrode, 6: source electrode

Claims (1)

酸素:0.4〜6原子%を含有し、さらにNi、CoおよびZnのうちの1種または2種以上を合計で0.001〜3原子%を含有し、残部がCuおよび不可避不純物からなる組成を有する銅合金からなることを特徴とする密着性に優れたTFTトランジスターを用いたフラットパネルディスプレイ用配線または電極を形成するためのスパッタリングターゲット。   Oxygen: 0.4 to 6 atom%, further containing one or more of Ni, Co and Zn in a total amount of 0.001 to 3 atom%, with the balance being Cu and inevitable impurities A sputtering target for forming a wiring or electrode for a flat panel display using a TFT transistor having excellent adhesion, characterized by comprising a copper alloy having a composition.
JP2007122283A 2007-05-07 2007-05-07 Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion Expired - Fee Related JP5228251B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007122283A JP5228251B2 (en) 2007-05-07 2007-05-07 Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007122283A JP5228251B2 (en) 2007-05-07 2007-05-07 Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion

Publications (2)

Publication Number Publication Date
JP2008277685A JP2008277685A (en) 2008-11-13
JP5228251B2 true JP5228251B2 (en) 2013-07-03

Family

ID=40055268

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007122283A Expired - Fee Related JP5228251B2 (en) 2007-05-07 2007-05-07 Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion

Country Status (1)

Country Link
JP (1) JP5228251B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012094853A (en) * 2010-09-30 2012-05-17 Kobe Steel Ltd Wiring structure
JP2012119664A (en) * 2010-11-12 2012-06-21 Kobe Steel Ltd Wiring structure
JP5912046B2 (en) * 2012-01-26 2016-04-27 株式会社Shカッパープロダクツ THIN FILM TRANSISTOR, MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE USING THE THIN FILM TRANSISTOR

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0642593B2 (en) * 1987-04-16 1994-06-01 株式会社日立製作所 Wiring board
JPS6464338A (en) * 1987-09-04 1989-03-10 Hitachi Ltd Wiring for semiconductor device
JPH0525612A (en) * 1991-07-22 1993-02-02 Komatsu Ltd Formation of metallic thin film
JPH0826889A (en) * 1994-07-15 1996-01-30 Fujitsu Ltd Formation of metallic film and metallic film for wiring
JP2000269162A (en) * 1999-03-13 2000-09-29 Tamon Miyakai Member for integrated circuit and its manufacture
JP2002294437A (en) * 2001-04-02 2002-10-09 Mitsubishi Materials Corp Copper alloy sputtering target
WO2006025347A1 (en) * 2004-08-31 2006-03-09 National University Corporation Tohoku University Copper alloy and liquid-crystal display
JP2006193783A (en) * 2005-01-13 2006-07-27 Dept Corp Metal material for electronic component, electronic component, electronic device, process for processing metal material, process for manufacturing electronic component and electronic optical component
CN101501820B (en) * 2006-08-10 2012-11-28 株式会社爱发科 Method for forming conductive film, thin film transistor, panel with thin film transistor, and method for manufacturing thin film transistor

Also Published As

Publication number Publication date
JP2008277685A (en) 2008-11-13

Similar Documents

Publication Publication Date Title
US9212419B2 (en) Sputtering target for forming wiring film of flat panel display
JP5541651B2 (en) Sputtering target for wiring film formation for thin film transistors
JP5234483B2 (en) Wiring base film with excellent adhesion and sputtering target for forming this wiring base film
JP4840172B2 (en) Wiring and electrodes for liquid crystal display devices with no thermal defects and excellent adhesion
JP5339830B2 (en) Thin film transistor wiring film having excellent adhesion and sputtering target for forming this wiring film
JP5958822B2 (en) Method for producing Mo alloy sputtering target material and Mo alloy sputtering target material
JP6016083B2 (en) Laminated wiring film for electronic parts and sputtering target material for coating layer formation
JP6284004B2 (en) Method for producing Mo alloy sputtering target material and Mo alloy sputtering target material
JP6681019B2 (en) Sputtering target material for forming laminated wiring film and coating layer for electronic parts
JP5228251B2 (en) Sputtering target for forming wiring film and electrode film for flat panel display using TFT transistor having excellent adhesion
TW201715054A (en) Laminated wiring film for electronic components and sputtering target material for forming coating layers the new coating layer ensures sealing ability, corrosion resistance, and oxidation resistance while stably performing high-precision wet etching.
TWI547575B (en) Metal thin film and sputtering target material of molybdenum alloy for forming metal thin film
JP2009168937A (en) Copper thin film with superior adhesiveness, and wiring and electrode for liquid crystal display comprising the copper thin film
JP5099504B2 (en) Wiring and electrodes for liquid crystal display devices with excellent adhesion
TW201627505A (en) Sputtering target and layered film
JP5207120B2 (en) Wiring and electrodes for liquid crystal display devices with no thermal defects and excellent adhesion
JP2008057031A (en) Wiring and electrode electrode for liquid crystal display free from generation of heat defect and sputtering target for forming them
JP2008051840A (en) Wiring and electrode for liquid crystal display free from occurrence of thermal defect and having excellent adhesiveness, and sputtering target for forming those
JP6768180B1 (en) Cu alloy target, wiring film, semiconductor device, liquid crystal display device
JP2008203808A (en) Wiring and electrode for flat panel display using tft transistor free from thermal defect generation and having excellent adhesiveness and sputtering target for forming the same
WO2020208904A1 (en) Cu alloy target, wiring film, semiconductor device and liquid crystal display device
JP2008107710A (en) Wiring and electrode for liquid crystal display device causing less heat defect and preferable surface state, and sputtering target for forming the same
KR101421881B1 (en) Membrane laminated wiring for electronic components
JP2008191542A (en) Laminated wiring and laminated electrode for liquid crystal display device excellent in adhesion without causing thermal defect, and method for forming them
JP2009167494A (en) Copper alloy thin film with excellent adhesion, and wire and electrode for liquid crystal display composed of the copper alloy thin film and used for liquid crystal display

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100330

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121024

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20121025

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121217

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130218

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130303

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160329

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees