JP5175517B2 - プロセッサ - Google Patents

プロセッサ Download PDF

Info

Publication number
JP5175517B2
JP5175517B2 JP2007263941A JP2007263941A JP5175517B2 JP 5175517 B2 JP5175517 B2 JP 5175517B2 JP 2007263941 A JP2007263941 A JP 2007263941A JP 2007263941 A JP2007263941 A JP 2007263941A JP 5175517 B2 JP5175517 B2 JP 5175517B2
Authority
JP
Japan
Prior art keywords
instruction
unit
thread
configuration information
instructions
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007263941A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008052750A5 (enExample
JP2008052750A (ja
Inventor
広之 森下
隆 橋本
督三 清原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2007263941A priority Critical patent/JP5175517B2/ja
Publication of JP2008052750A publication Critical patent/JP2008052750A/ja
Publication of JP2008052750A5 publication Critical patent/JP2008052750A5/ja
Application granted granted Critical
Publication of JP5175517B2 publication Critical patent/JP5175517B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Advance Control (AREA)
JP2007263941A 2005-04-12 2007-10-10 プロセッサ Expired - Fee Related JP5175517B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007263941A JP5175517B2 (ja) 2005-04-12 2007-10-10 プロセッサ

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2005114133 2005-04-12
JP2005114133 2005-04-12
JP2005309352 2005-10-25
JP2005309352 2005-10-25
JP2007263941A JP5175517B2 (ja) 2005-04-12 2007-10-10 プロセッサ

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2007513029A Division JP4102425B2 (ja) 2005-04-12 2006-04-12 プロセッサ

Publications (3)

Publication Number Publication Date
JP2008052750A JP2008052750A (ja) 2008-03-06
JP2008052750A5 JP2008052750A5 (enExample) 2009-05-14
JP5175517B2 true JP5175517B2 (ja) 2013-04-03

Family

ID=39236684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007263941A Expired - Fee Related JP5175517B2 (ja) 2005-04-12 2007-10-10 プロセッサ

Country Status (1)

Country Link
JP (1) JP5175517B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8433884B2 (en) 2008-06-19 2013-04-30 Panasonic Corporation Multiprocessor
JP5173712B2 (ja) 2008-09-30 2013-04-03 ルネサスエレクトロニクス株式会社 マルチスレッドプロセッサ
JP5173711B2 (ja) 2008-09-30 2013-04-03 ルネサスエレクトロニクス株式会社 マルチスレッドプロセッサ及びそのハードウェアスレッドのスケジュール方法
JP5173713B2 (ja) 2008-09-30 2013-04-03 ルネサスエレクトロニクス株式会社 マルチスレッドプロセッサ及びそのハードウェアスレッドのスケジュール方法
JP2010287159A (ja) * 2009-06-15 2010-12-24 Fujitsu Ltd 信号処理システム、信号処理モジュール、及びこれらの動作方法
US9698790B2 (en) * 2015-06-26 2017-07-04 Advanced Micro Devices, Inc. Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces
JP2017135698A (ja) * 2015-12-29 2017-08-03 株式会社半導体エネルギー研究所 半導体装置、コンピュータ及び電子機器

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2719926B1 (fr) * 1994-05-10 1996-06-07 Sgs Thomson Microelectronics Circuit électronique et procédé d'utilisation d'un coprocesseur.
US5933642A (en) * 1995-04-17 1999-08-03 Ricoh Corporation Compiling system and method for reconfigurable computing
US5794062A (en) * 1995-04-17 1998-08-11 Ricoh Company Ltd. System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization
JP4285877B2 (ja) * 1999-02-23 2009-06-24 株式会社リコー 動的再構成計算のためのメタアドレス指定アーキテクチャ及び動的再構成計算のためのメタアドレス指定方法
JP3587095B2 (ja) * 1999-08-25 2004-11-10 富士ゼロックス株式会社 情報処理装置
JP2004070869A (ja) * 2002-08-09 2004-03-04 Sony Corp 演算システム
JP4905660B2 (ja) * 2006-06-14 2012-03-28 富士ゼロックス株式会社 プログラマブルデバイス制御装置、プログラマブル論理回路装置及びプログラマブルデバイスの制御方法

Also Published As

Publication number Publication date
JP2008052750A (ja) 2008-03-06

Similar Documents

Publication Publication Date Title
JP5175517B2 (ja) プロセッサ
US7366874B2 (en) Apparatus and method for dispatching very long instruction word having variable length
US7577826B2 (en) Stall prediction thread management
JP3797471B2 (ja) マルチスレッドｖｌｉｗプロセッサにおける分割可能なパケットを識別するための方法および装置
US8869147B2 (en) Multi-threaded processor with deferred thread output control
KR20010080366A (ko) 프로그램 제품 및 데이터 처리장치
JP3777541B2 (ja) マルチスレッドｖｌｉｗプロセッサにおけるパケット分割の方法および装置
US7313671B2 (en) Processing apparatus, processing method and compiler
JP2008123045A (ja) プロセッサ
KR20150019349A (ko) 다중 쓰레드 실행 프로세서 및 이의 동작 방법
JP5825261B2 (ja) 情報処理装置、その方法及びそのプログラム
JP4102425B2 (ja) プロセッサ
US12443410B2 (en) Decoding method of simultaneously multi-threading processor, processor, and chip
CN100492296C (zh) 处理器
JP5576605B2 (ja) プログラム変換装置およびプログラム変換方法
JP5096923B2 (ja) 動的再構成論理回路を有するマルチスレッドプロセッサ
JPH1091430A (ja) 命令解読装置
Iqbal et al. RISP design with most optimal configuration overhead for VLIW based architectures
JP5013966B2 (ja) 演算処理装置
JP2003323309A (ja) マルチタスクプロセッサおよびデータ処理システム
CN120469774A (zh) 指令调度方法、装置、芯片和存储介质
JP2008009473A (ja) データ処理装置及びプログラム実行方式
JP2008027341A (ja) 命令セットおよび情報処理装置
JPH1124930A (ja) 情報処理装置
JP2001350632A (ja) 命令配置方法、および、コンパイラを記憶した記憶媒体

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090331

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090331

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120403

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120525

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121211

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130107

R150 Certificate of patent or registration of utility model

Ref document number: 5175517

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees