JP5062583B2 - Package for electronic components - Google Patents

Package for electronic components Download PDF

Info

Publication number
JP5062583B2
JP5062583B2 JP2005333355A JP2005333355A JP5062583B2 JP 5062583 B2 JP5062583 B2 JP 5062583B2 JP 2005333355 A JP2005333355 A JP 2005333355A JP 2005333355 A JP2005333355 A JP 2005333355A JP 5062583 B2 JP5062583 B2 JP 5062583B2
Authority
JP
Japan
Prior art keywords
metal plate
cavity
insulating layer
wiring
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005333355A
Other languages
Japanese (ja)
Other versions
JP2007116071A (en
Inventor
隆次 小松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nihon Micron Co Ltd
Original Assignee
Nihon Micron Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nihon Micron Co Ltd filed Critical Nihon Micron Co Ltd
Priority to JP2005333355A priority Critical patent/JP5062583B2/en
Publication of JP2007116071A publication Critical patent/JP2007116071A/en
Application granted granted Critical
Publication of JP5062583B2 publication Critical patent/JP5062583B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

産業上の利用分野Industrial application fields

本発明は、金属板をパッケージの基板に使用した電子部品用パッケージ及びその製造方法に関する。  The present invention relates to an electronic component package using a metal plate as a package substrate and a method for manufacturing the same.

金属板を基板に使用した電子部品用パッケージでは、素子の放熱のために素子実装面の逆面に放熱の為のヒートシンクを貼り付けたり、金属板を貼り付けた基板に金属板まで開口したキャビティを設けて、露出した金属板に素子を搭載し放熱を行っていた。  In a package for electronic components that uses a metal plate as a substrate, a heat sink for heat dissipation is attached to the reverse side of the device mounting surface for heat dissipation of the device, or a cavity that opens to the metal plate on the substrate on which the metal plate is attached The element was mounted on the exposed metal plate to dissipate heat.

発明が解決しようとする課題Problems to be solved by the invention

半導体集積回路において、回路部品をチップ内に取り込み、また高速化が進んだ事により、使用電流が大きくなり、単位面積あたりの発熱量も増大した為、回路の破損を防ぐ為に、効率的な放熱を行う事が重要な課題となっている。
しかしながら、基板に回路形成を行い実装面の逆面に金属板を貼り付け実装した場合には、基板の絶縁層に熱の伝導が妨げられてしまい金属板への放熱量を確保する事が難しい。また、金属板を貼り付けた基板に金属板まで開口したキャビティを設けて、露出した金属板に素子を搭載し放熱を行う場合には、形成したキャビティの底面及び逆面は金属板を使用している為、配線の形成エリアとして使用する事が難しく、パッケージの小型化を阻害する要因となってしまう。
本発明はこのような問題点を鑑みてなされ、半導体素子等の部品を搭載するキャビティ部底面に回路が形成され、形成された回路の一部をキャビティ部周辺の残された金属板に直接接続する事により高い熱伝導性を実現し、素子搭載面に作成したキャビティ周辺は金属板である事から、十分な容積をもって熱を吸収する。また、キャビティの底面には回路が形成され、レーザー等の一般的な接続孔形成方法をもって形成されたスルーホールを通じて裏面の回路へと導通が取られ、裏面の配線から外部への接続を可能としている事から、パッケージの小型化を阻害しない事を特徴とする。
In semiconductor integrated circuits, circuit components are incorporated into the chip, and the increase in speed has led to increased current consumption and increased heat generation per unit area. Dissipating heat is an important issue.
However, when a circuit is formed on the substrate and a metal plate is attached to the opposite side of the mounting surface and mounted, heat conduction is hindered by the insulating layer of the substrate, making it difficult to ensure the amount of heat released to the metal plate. . In addition, when a cavity that is open to the metal plate is provided on the substrate to which the metal plate is attached and the element is mounted on the exposed metal plate for heat dissipation, a metal plate is used for the bottom and opposite surfaces of the formed cavity. For this reason, it is difficult to use as a wiring formation area, which becomes a factor that hinders downsizing of the package.
The present invention has been made in view of such problems, and a circuit is formed on the bottom surface of the cavity portion on which components such as semiconductor elements are mounted, and a part of the formed circuit is directly connected to the remaining metal plate around the cavity portion. By doing so, high thermal conductivity is realized, and the cavity around the element mounting surface is a metal plate, so it absorbs heat with a sufficient volume. In addition, a circuit is formed on the bottom surface of the cavity, and conduction is taken to the circuit on the back surface through a through hole formed by a general method of forming a connection hole such as a laser, so that the wiring on the back surface can be connected to the outside. Therefore, it is characterized by not hindering the downsizing of the package.

課題を解決するための手段Means for solving the problem

上記の目的を達成するために、本発明のパッケージは次の構成を備える。
すなわち、四角形の金属板の中央部にキャビティを設け、キャビティの底部には電気的 絶縁層に囲われた底部厚さと同じ厚さの電極を形成し、キャビティの壁部及び底部には部 品実装の為の表面処理めっが被覆されており、前記キャビティの反対面に銅箔を順に積層 し前記金属板と銅箔を接続させた、キャビティ底部の電気的絶縁層に囲われた底部厚さと 同じ厚さの電極と電極を囲っている絶縁層以外の金属板部分が、キャビティ周囲の金属板 と同体から形成されたことを特徴とする。
In order to achieve the above object, the package of the present invention has the following configuration.
That is, a cavity provided in the central portion of the rectangular metal plate, the bottom of the cavity to form an electrode of the same thickness as the electrically insulating layer to the enclosed bottom thickness, part article mounted on the wall and bottom of the cavity And a bottom thickness surrounded by an electrically insulating layer at the bottom of the cavity, in which a copper foil is sequentially laminated on the opposite surface of the cavity and the metal plate and the copper foil are connected to each other. An electrode having the same thickness and a metal plate portion other than the insulating layer surrounding the electrode are formed of the same body as the metal plate around the cavity .

作用Action

本発明によれば、金属板の片面もしくは両面に電気的絶縁層を被着形成して成る電子部品用パッケージにおいて、電気的絶縁層には通常のプリント配線基板にて用いられる材料を用いる事が可能である。厚い金属板(0.2mm〜4.0mm)を用い、この金属板にエッチングを用いて仕上がり回路の絶縁部分となる部分に凹みを形成した後に、前記金属板の凹みが形成された面の片面もしくは両面に電気的絶縁層を積層被着させ、その絶縁層の表層に単層または複数層の回路を形成し、さらに裏面への導通や放熱の必要個所はレーザービアにスルーホールめっきをする方法や銅バンプを用いて前記金属板と接続させる。そして、金属板に凹みを形成した逆面より、ザグリやエッチングを用いて前記の凹みの底面より多く削り込み、前記金属板の一部厚さ部分を残してキャビティ部を形成する事により、半導体素子等の部品を搭載するキャビティ部底面に回路が形成され、一部の回路は周辺の金属板へと直接接続している。熱は回路を通じて周辺のさらに厚い金属板へ伝導し、厚い金属板の全体に伝わった熱は金属板から直接他の放熱体に熱を伝える事が可能である。また、薄い絶縁層を通して広い面積から表層回路に熱伝導させたり、必要箇所に多数のレーザービアを設けて表層回路に熱を伝導し、そこから他の放熱体に熱を伝える事も可能である。本発明では素子のダイボンド箇所からでなく、金属板や表層回路の広い面積からビアや絶縁層を通して熱伝導する事が出来、金属板の有する高い熱伝導性、電気特性を確保する事が可能である。また、一括の積層を行った後にキャビティ加工を行う事から絶縁の信頼性および接続の信頼性に優れている。また、本発明をLEDや光センサー等に使用する場合には、キャビティ部側面を斜めに加工し反射板の作用を持たすことも可能である事から、組み立て時に反射板を取り付ける工数を減らすことが可能な電子部品用パッケージを、低コストにて提供することを可能とする。  According to the present invention, in an electronic component package formed by depositing an electrical insulating layer on one side or both sides of a metal plate, the electrical insulating layer may be made of a material used in a normal printed wiring board. Is possible. Using a thick metal plate (0.2 mm to 4.0 mm) and etching the metal plate to form a recess in a portion to be an insulating part of the finished circuit, one side of the surface on which the recess of the metal plate is formed Alternatively, a method of laminating and applying electrical insulating layers on both sides, forming a single-layer or multiple-layer circuit on the surface of the insulating layer, and through-hole plating on the laser vias where necessary for conduction or heat dissipation to the back surface And it connects with the said metal plate using a copper bump. Then, the semiconductor plate is formed by cutting more than the bottom surface of the dent using a counterbore or etching from the reverse surface where the dent is formed in the metal plate, and forming a cavity portion leaving a part of the thickness of the metal plate. A circuit is formed on the bottom surface of the cavity where components such as elements are mounted, and a part of the circuit is directly connected to a peripheral metal plate. Heat is conducted through the circuit to the surrounding thicker metal plate, and the heat transmitted to the entire thick metal plate can be directly transferred from the metal plate to another heat radiating body. It is also possible to conduct heat from a large area to the surface layer circuit through a thin insulating layer, or to provide heat to the surface layer circuit by providing a number of laser vias where necessary, and to transfer heat from there to other radiators . In the present invention, it is possible to conduct heat through a via or an insulating layer from a large area of a metal plate or surface layer circuit, not from a die-bonding portion of the element, and it is possible to ensure high thermal conductivity and electrical characteristics of the metal plate. is there. In addition, since the cavity processing is performed after batch stacking, the insulation reliability and the connection reliability are excellent. In addition, when the present invention is used for an LED, an optical sensor, or the like, it is possible to process the cavity side surface obliquely and have the function of a reflector, thereby reducing the number of steps for attaching the reflector during assembly. It is possible to provide a package for possible electronic components at a low cost.

以下、本発明の好適な実施例について説明する。
図1は、本発明に係る金属板の片面にのみ配線パターンを形成した電子部品用パッケージの実施例上面よりの状態を示した説明図である。素子10は金属板と直接繋がっている配線にダイボンドされ、熱は金属板へ伝導される。さらに厚い金属板の全体に伝わった熱は、金属板から直接他の放熱体に熱を伝える事が可能である。また、薄い絶縁層を通して広い面積から表層回路に熱伝導させたり、必要箇所に多数のレーザービアを設けて表層回路に熱を伝導し、そこから他の放熱体に熱を伝える事も可能である。
図2は、図1のA−A’部分の断面を示す説明図である。キャビティ内の独立した配線はブラインドビア25によって素子搭載面の逆面に引き出されている。
図3は、図1のB−B’部分の断面を示す説明図である。本説明図では金属板のした面にブラインドビアを多数形成し、素子搭載面の逆面にも熱を伝導することを可能にしている。スルーホールはレーザービア以外にも、導電性の樹脂によって接続をしたり、フィルドビア、金属バンプを使用する等の方法がある。本実施例ではボンディングワイヤー20によって接続を行っているが、フリップチップ接続等の他の接続でも本発明の特徴を生かす事は可能であり、本発明をワイヤーボンディングに限定する物ではない。また、スルーホール等の構成もそれに限定するものではない。
図4からは製造工程を追って説明する。
図4はパッケージの基板として使用する金属板30を示す。金属板はエッチングにより、キャビティ底面に形成する配線の配線間隔となる部分40を凹ませた形に形成する。この部分は仕上がり時にキャビティ底面に露出する配線の絶縁部分となる。金属板30は、電気的絶縁層との密着性を向上させるため、電気的絶縁層を形成する面に化学処理等の下地処理45を施しても良い。
図5は金属板30に電気的絶縁層50を被着形成した状態を示す。電気的絶縁層50を被着形成する際には配線パターンを形成するための銅箔60も同時に形成する。本説明図ではビルドアップ工法での絶縁層形成を便宜的に説明しているが、配線が形成されたコア材を貼り付けるなどの一般的な基板の製造方法が適用可能である。また、絶縁層に熱伝導の良いものを使用すれば、本パッケージの構成を好適に利用可能である。
図6は電気的絶縁層50の所要の部位に接続孔70形成のためのレーザー加工を行った状態を示している。接続孔70形成はレーザーに限定するものではなく、ドリル穴明等の、通常の基板製造と同様の工法が使用可能である。
図7は、図6で形成した接続孔70にスルーホールめっき80を形成した状態を示す。
図8は所要の配線パターン90を形成した状態を示す。銅箔60及びスルーホールめっき80をあわせた層をエッチングして配線パターン90を形成した。
図9は本発明の最も特徴的な工程であり、図4で金属板に形成した凹部分40の金属板逆面から、凹部分40の底面を取り除くことの出来る深さまで精度良くザグリやエッチング加工する事により、前記金属板のエッチングによって凹ませた部分を含めた所望の部品搭載したい所を、凹ませた逆面より表出させ、凹ませた部分が所定のパターン間隔部分の形状となってキャビティ100の底面に形成する事ができる。配線は独立させる事も可能であり、ザグリ周辺部に残した金属板との直接接続をする事も可能である。よって熱容量を持った金属板に直接接続された部分に素子を実装する事で高い熱伝導性を実現する。本基板をLEDや光センサー等に使用する際には、ザグリを行った金属板壁面110を反射板として使用する事もでき、効率的に光を外に出すことが可能であり、反射板に当たる光の熱や樹脂等に光が当たる事により発生する熱も金属板に吸収させることが可能である。
図10は、配線パターンの所要の部位に表面処理めっき120を施した、電子部品用パッケージの断面図である。表面処理めっき120は一般的な基板のめっきを適用する事が可能であり、LEDとして使用する場合には銀めっき等のより高輝度なめっきを使用する事により、光の利用効率を高めることが出来る。また、表裏に貫通する穴がめっき時に影響を及ぼす場所に開いていない場合には、表面のめっきと裏面のめっき種類を変える事が可能であり、面ごとの実装方法に合わせためっき処理を行う事が可能である。
Hereinafter, preferred embodiments of the present invention will be described.
FIG. 1 is an explanatory view showing a state from the upper surface of an embodiment of an electronic component package in which a wiring pattern is formed only on one side of a metal plate according to the present invention. The element 10 is die-bonded to a wiring directly connected to the metal plate, and heat is conducted to the metal plate. Furthermore, the heat transferred to the entire thick metal plate can be transferred directly from the metal plate to another heat radiating body. It is also possible to conduct heat from a large area to the surface layer circuit through a thin insulating layer, or to provide heat to the surface layer circuit by providing a number of laser vias where necessary, and to transfer heat from there to other radiators .
FIG. 2 is an explanatory view showing a cross section of the AA ′ portion of FIG. 1. Independent wiring in the cavity is drawn out to the reverse side of the element mounting surface by the blind via 25.
FIG. 3 is an explanatory view showing a cross section of the BB ′ portion of FIG. 1. In this explanatory view, a large number of blind vias are formed on the surface of the metal plate, and heat can be conducted to the reverse side of the element mounting surface. In addition to laser vias, through-holes can be connected by a conductive resin, filled vias, and metal bumps. In this embodiment, the connection is made by the bonding wire 20, but other connection such as flip-chip connection can make use of the characteristics of the present invention, and the present invention is not limited to wire bonding. Further, the configuration of the through hole or the like is not limited thereto.
The manufacturing process will be described with reference to FIG.
FIG. 4 shows a metal plate 30 used as a substrate for the package. The metal plate is formed by etching into a shape in which a portion 40 serving as a wiring interval of wirings formed on the bottom surface of the cavity is recessed. This part becomes an insulating part of the wiring exposed at the bottom of the cavity when finished. The metal plate 30 may be subjected to a base treatment 45 such as a chemical treatment on the surface on which the electrical insulating layer is formed in order to improve adhesion with the electrical insulating layer.
FIG. 5 shows a state in which an electrical insulating layer 50 is formed on the metal plate 30. When the electrically insulating layer 50 is deposited, a copper foil 60 for forming a wiring pattern is also formed at the same time. In this explanatory diagram, the formation of the insulating layer in the build-up method is described for convenience, but a general substrate manufacturing method such as attaching a core material on which wiring is formed can be applied. In addition, if an insulating layer having good thermal conductivity is used, the configuration of this package can be suitably used.
FIG. 6 shows a state in which laser processing for forming the connection hole 70 is performed on a required portion of the electrical insulating layer 50. The formation of the connection hole 70 is not limited to the laser, and a method similar to that for normal substrate manufacturing, such as drilling, can be used.
FIG. 7 shows a state in which through-hole plating 80 is formed in the connection hole 70 formed in FIG.
FIG. 8 shows a state in which a required wiring pattern 90 is formed. The wiring pattern 90 was formed by etching the combined layer of the copper foil 60 and the through-hole plating 80.
FIG. 9 shows the most characteristic process of the present invention. The counterbore or etching process is performed with high accuracy from the reverse side of the metal part of the concave part 40 formed in the metal plate in FIG. By doing so, the desired part mounting place including the recessed part by etching of the metal plate is exposed from the recessed reverse surface, and the recessed part becomes the shape of a predetermined pattern interval part. It can be formed on the bottom surface of the cavity 100. The wiring can be made independent and can be directly connected to the metal plate left in the counterbore periphery. Therefore, high thermal conductivity is realized by mounting an element on a portion directly connected to a metal plate having a heat capacity. When this substrate is used for an LED, an optical sensor, or the like, the countersunk metal plate wall surface 110 can be used as a reflection plate, and light can be efficiently emitted to the outside. The metal plate can also absorb the heat generated when light hits light or resin.
FIG. 10 is a cross-sectional view of an electronic component package in which a surface treatment plating 120 is applied to a required portion of a wiring pattern. The surface treatment plating 120 can be applied to general substrate plating, and when used as an LED, by using a brighter plating such as silver plating, the use efficiency of light can be increased. I can do it. In addition, if the holes that penetrate the front and back are not opened in the place that affects the plating, it is possible to change the type of plating on the front side and the back side, and perform plating processing according to the mounting method for each side Things are possible.

図11は、本発明の多層配線パターンを形成する他の実施例を示す説明図である。図11では、凹みが形成された金属板に電気的絶縁層を被着形成し、図8にて示された配線層を形成した後に、同様の工法にて配線層を追加形成し、前記金属板に形成した凹みの底面より多くを金属板の凹みを形成した逆面より精度良く削り出し露出させる事により、半導体素子等の部品を搭載するキャビティ部底面に回路が形成されている。この様な方法で通常の基板製造方法と同様なビルドアップ工法を本基板に適用する事も可能である。また、本実施例では便宜的に2層に電気的絶縁層を介した配線を重ねているが、それに限定する物ではない。
実施例では、金属板の片面に電気的絶縁層及び配線層を単層または複数層被着形成し、片面にのみキャビティを形成した形状を示しているが、片面に限定する物ではなく、配線層を両面に形成する事も可能である。
FIG. 11 is an explanatory view showing another embodiment for forming a multilayer wiring pattern of the present invention. In FIG. 11, an electrically insulating layer is deposited on a metal plate having a recess, and after the wiring layer shown in FIG. 8 is formed, a wiring layer is additionally formed by the same method, and the metal A circuit is formed on the bottom surface of the cavity portion on which a component such as a semiconductor element is mounted by accurately cutting and exposing more than the bottom surface of the recess formed on the plate than the opposite surface on which the metal plate recess is formed. In this way, it is possible to apply a build-up method similar to a normal substrate manufacturing method to the substrate. Further, in this embodiment, the wiring via the electrical insulating layer is overlapped on the two layers for convenience, but it is not limited to this.
In the examples, a single layer or multiple layers of an electrical insulating layer and a wiring layer are formed on one side of a metal plate, and a cavity is formed only on one side. However, the shape is not limited to one side. It is also possible to form layers on both sides.

発明の効果The invention's effect

本発明に係る電子部品用パッケージよれば、四角形の金属板の中央部にキャビティを設 け、キャビティの底部には電気的絶縁層に囲われた底部厚さと同じ厚さの電極を形成し、 キャビティの壁部及び底部には部品実装の為の表面処理めっきが被覆されており、前記キ ャビティの反対面に銅箔を順に積層し前記金属板と銅箔を接続させている。キャビティ底 部の電気的絶縁層に囲われた底部厚さと同じ厚さの電極と電極を囲っている絶縁層以外の 金属板部分が、キャビティ周囲の金属板と同体から形成されていることから、金属板の有する高い熱伝導性、電気特性を確保して、絶縁の信頼性および接続の信頼性に優れた電子部品用パッケージを、低コストにて提供することができる。
本発明が、LED用基板、光センサー用基板、放熱性の求められる用途の基板に広く応用することができることは勿論である。
According package for electronic components according to the present invention, only setting the cavity in the center of the square of the metal plate, the bottom of the cavity to form an electrode of the same thickness as the bottom thickness which is surrounded by the electrically insulating layer, a cavity the walls of and bottom and surface treatment plating for component mounting is covered, it is stacked in this order by connecting the metal plate and copper foil copper foil on the opposite surface of the key Yabiti. Since the metal plate part other than the insulating layer surrounding the electrode and the electrode having the same thickness as the bottom thickness surrounded by the electrical insulating layer at the bottom of the cavity is formed from the same body as the metal plate around the cavity , It is possible to provide an electronic component package having high thermal conductivity and electrical characteristics of the metal plate and excellent in insulation reliability and connection reliability at a low cost.
Needless to say, the present invention can be widely applied to LED substrates, optical sensor substrates, and substrates for applications where heat dissipation is required.

本発明に係る電子部品用パッケージの配線パターンの実装例を示す上面より示した説明図。Explanatory drawing shown from the upper surface which shows the example of mounting of the wiring pattern of the package for electronic components which concerns on this invention. 図1のA−A’の断面を示した説明図。Explanatory drawing which showed the cross section of A-A 'of FIG. 図1のB−B’の断面を示した説明図。Explanatory drawing which showed the cross section of B-B 'of FIG. 本発明に係る電子部品用パッケージの金属板にエッチングを用い凹みを形成した例を示す断面図。Sectional drawing which shows the example which formed the dent using the etching in the metal plate of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの金属板の片面に絶縁層を貼り付けた例を示す断面図。Sectional drawing which shows the example which affixed the insulating layer on the single side | surface of the metal plate of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの絶縁層に接続孔を形成した例を示す断面図。Sectional drawing which shows the example which formed the connection hole in the insulating layer of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの絶縁層に形成された接続孔を経由して電気的に銅通させるためのスルーホールめっきを行った例を示す断面図。Sectional drawing which shows the example which performed through-hole plating for making copper pass electrically through the connection hole formed in the insulating layer of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの所要のパターンを形成した例を示す断面図。Sectional drawing which shows the example which formed the required pattern of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージのキャビティを形成した例を示す断面図。Sectional drawing which shows the example which formed the cavity of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの表面処理めっきを行った例を示す断面図。Sectional drawing which shows the example which performed surface treatment plating of the package for electronic components which concerns on this invention. 本発明に係る電子部品用パッケージの多層配線パターンの実施例の1例を示す断面図。Sectional drawing which shows one example of the Example of the multilayer wiring pattern of the package for electronic components which concerns on this invention.

符号の説明Explanation of symbols

10 半導体素子等の部品
20 ボンディングワイヤー
25 ブラインドビア
30 金属板
40 配線間隔部
45 下地処理
50 電気的絶縁層
60 銅箔
70 接続孔
80 スルーホールめっき
90 配線パターン
100 キャビティ
110 金属板壁面
120 表面処理めっき
DESCRIPTION OF SYMBOLS 10 Parts, such as a semiconductor element 20 Bonding wire 25 Blind via 30 Metal plate 40 Wiring space | interval part 45 Ground treatment 50 Electrical insulation layer 60 Copper foil 70 Connection hole 80 Through-hole plating 90 Wiring pattern 100 Cavity 110 Metal plate wall surface 120 Surface treatment plating

Claims (1)

四角形の金属板の中央部にキャビティを設け、キャビティの底部には電気的絶縁層に囲われた底部厚さと同じ厚さの独立した配線を形成し、キャビティの壁部及び底部には部品実装の為の表面処理めっきが被覆されており、前記キャビティの反対面に絶縁層と銅箔を交互に積層し、前記配線及びその配線を囲っている絶縁層以外の金属板部分と銅箔を接続させた、キャビティ底部の電気的絶縁層に囲われた底部厚さと同じ厚さの独立した配線、その配線を囲っている絶縁層以外の金属板部分が、キャビティ周囲の金属板と同体から形成されたことを特徴とする電子部品用パッケージ。A cavity is provided in the center of the rectangular metal plate, and an independent wiring having the same thickness as the bottom surrounded by the electrically insulating layer is formed at the bottom of the cavity, and component mounting is performed on the wall and bottom of the cavity. The surface treatment plating is coated, and the insulating layer and the copper foil are alternately laminated on the opposite surface of the cavity, and the metal plate portion other than the wiring and the insulating layer surrounding the wiring is connected to the copper foil. In addition, an independent wiring of the same thickness as the bottom thickness surrounded by the electrical insulating layer at the bottom of the cavity and a metal plate portion other than the insulating layer surrounding the wiring are formed from the same body as the metal plate around the cavity. An electronic component package characterized by that.
JP2005333355A 2005-10-20 2005-10-20 Package for electronic components Expired - Fee Related JP5062583B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005333355A JP5062583B2 (en) 2005-10-20 2005-10-20 Package for electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005333355A JP5062583B2 (en) 2005-10-20 2005-10-20 Package for electronic components

Publications (2)

Publication Number Publication Date
JP2007116071A JP2007116071A (en) 2007-05-10
JP5062583B2 true JP5062583B2 (en) 2012-10-31

Family

ID=38097958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005333355A Expired - Fee Related JP5062583B2 (en) 2005-10-20 2005-10-20 Package for electronic components

Country Status (1)

Country Link
JP (1) JP5062583B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9520090B2 (en) 2012-12-03 2016-12-13 Samsung Electronics Co., Ltd. Electrowetting display apparatus having low power consumption and method of driving the same

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100907508B1 (en) * 2007-07-31 2009-07-14 (주)웨이브닉스이에스피 Package board and its manufacturing method
KR20130051708A (en) * 2011-11-10 2013-05-21 삼성전기주식회사 Semiconductor package and method for manufacturing the same

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5157475A (en) * 1988-07-08 1992-10-20 Oki Electric Industry Co., Ltd. Semiconductor device having a particular conductive lead structure
JP4089384B2 (en) * 2002-10-17 2008-05-28 日立電線株式会社 Wiring board manufacturing method
JP3938742B2 (en) * 2002-11-18 2007-06-27 Necエレクトロニクス株式会社 Electronic component device and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9520090B2 (en) 2012-12-03 2016-12-13 Samsung Electronics Co., Ltd. Electrowetting display apparatus having low power consumption and method of driving the same

Also Published As

Publication number Publication date
JP2007116071A (en) 2007-05-10

Similar Documents

Publication Publication Date Title
US8610146B2 (en) Light emitting diode package and method of manufacturing the same
US20140251658A1 (en) Thermally enhanced wiring board with built-in heat sink and build-up circuitry
EP2894950B1 (en) Embedded heat slug to enhance substrate thermal conductivity
KR100653249B1 (en) Metal core, package board and fabricating method therefore
US20100071936A1 (en) Thermally-Efficient Metal Core Printed Circuit Board With Selective Electrical And Thermal Connectivity
JPH0917919A (en) Semiconductor device
JP5100878B1 (en) Component built-in board mounting body, manufacturing method thereof, and component built-in board
KR101095202B1 (en) Hybrid heat-radiating substrate and manufacturing method thereof
TWI402954B (en) Assembly board and semiconductor module
US20140048313A1 (en) Thermally enhanced wiring board with thermal pad and electrical post
JP2014507809A (en) Chip module embedded in PCB substrate
KR100602847B1 (en) ??? mounted a radiator and ??? package using the ??? and method manufacturing them
KR100827315B1 (en) Manufacturing method of electronic chip embedded printed circuit board
JP5062583B2 (en) Package for electronic components
JP2012004524A (en) Heat-radiating substrate and method of manufacturing the same
KR101119259B1 (en) Hybrid heat-radiating substrate and manufacturing method thereof
TW200933831A (en) Integrated circuit package and the method for fabricating thereof
JP2000068322A (en) Semiconductor device and manufacture thereof
KR101163893B1 (en) The radiant heat circuit board and the method for manufacturing the same
JP5197562B2 (en) Light emitting device package and manufacturing method thereof
KR101092945B1 (en) Package substrate, electronic component package having the same and method of manufacturing package substrate
US20140060908A1 (en) Printed circuit board and the method for manufacturing the same
KR101172168B1 (en) The radiant heat circuit board and the method for manufacturing the same
TWI743618B (en) Package carrier and light emitting device
KR100708041B1 (en) semiconductor package and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20081002

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101108

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101116

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110114

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110114

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110426

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110719

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110719

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20110824

A912 Removal of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20110916

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120512

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120730

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150817

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees