JP5016118B2 - 適応可能な高次のデジタル・アナログ変換 - Google Patents

適応可能な高次のデジタル・アナログ変換 Download PDF

Info

Publication number
JP5016118B2
JP5016118B2 JP2010546069A JP2010546069A JP5016118B2 JP 5016118 B2 JP5016118 B2 JP 5016118B2 JP 2010546069 A JP2010546069 A JP 2010546069A JP 2010546069 A JP2010546069 A JP 2010546069A JP 5016118 B2 JP5016118 B2 JP 5016118B2
Authority
JP
Japan
Prior art keywords
circuit
analog
signal
digital
transfer function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010546069A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011511604A5 (enExample
JP2011511604A (ja
Inventor
バランタイン、ゲイリー・ジョン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2011511604A publication Critical patent/JP2011511604A/ja
Publication of JP2011511604A5 publication Critical patent/JP2011511604A5/ja
Application granted granted Critical
Publication of JP5016118B2 publication Critical patent/JP5016118B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/50—Digital/analogue converters using delta-sigma modulation as an intermediate step

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP2010546069A 2008-02-06 2009-02-06 適応可能な高次のデジタル・アナログ変換 Expired - Fee Related JP5016118B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/027,132 2008-02-06
US12/027,132 US7825844B2 (en) 2008-02-06 2008-02-06 Adaptive high-order digital-to-analog conversion
PCT/US2009/033463 WO2009100379A1 (en) 2008-02-06 2009-02-06 Adaptive high-order digital-to-analog conversion

Publications (3)

Publication Number Publication Date
JP2011511604A JP2011511604A (ja) 2011-04-07
JP2011511604A5 JP2011511604A5 (enExample) 2011-07-07
JP5016118B2 true JP5016118B2 (ja) 2012-09-05

Family

ID=40568631

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010546069A Expired - Fee Related JP5016118B2 (ja) 2008-02-06 2009-02-06 適応可能な高次のデジタル・アナログ変換

Country Status (8)

Country Link
US (1) US7825844B2 (enExample)
EP (1) EP2245742B1 (enExample)
JP (1) JP5016118B2 (enExample)
KR (1) KR101215750B1 (enExample)
CN (1) CN101933234B (enExample)
AT (1) ATE525808T1 (enExample)
TW (1) TW200950353A (enExample)
WO (1) WO2009100379A1 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7999709B2 (en) * 2009-08-03 2011-08-16 Freescale Semiconductor, Inc. Continuous-time image-reject filter with discrete-time feedback
TWI416879B (zh) * 2010-01-18 2013-11-21 Univ Nat Chiao Tung Digital analog conversion device
US8570200B2 (en) * 2011-01-20 2013-10-29 Mediatek Singapore Pte. Ltd. Continuous-time oversampled converter having enhanced immunity to noise
US9083453B2 (en) * 2011-06-23 2015-07-14 Qualcomm Incorporated Power supply generator with noise cancellation
US8698663B2 (en) 2012-08-29 2014-04-15 Telefonaktiebolaget L M Ericsson (Publ) Digital analog converter
US10761522B2 (en) * 2016-09-16 2020-09-01 Honeywell Limited Closed-loop model parameter identification techniques for industrial model-based process controllers
CN107145468B (zh) * 2017-07-19 2020-01-03 中国科学技术大学 一种信号发生与读出装置及控制方法
CN108574309B (zh) * 2018-04-24 2021-04-27 华北电力大学（保定） 适用于交直流混合微电网的无差直流电压下垂控制方法
US10659090B2 (en) * 2018-06-22 2020-05-19 Rosemount Inc. Analog circuit time constant compensation method for a digital transmitter using an analog output
CN109586726B (zh) * 2019-01-22 2024-03-08 江苏集萃微纳自动化系统与装备技术研究所有限公司 分段式数模转换器
CN112800709B (zh) * 2021-04-09 2021-07-02 中国电子科技集团公司信息科学研究院 数模转换器建模方法及系统、数模转换器
US20240412783A1 (en) * 2023-06-09 2024-12-12 Tetramem Inc. Analog in-memory discrete signal processor with minimum usage of adc

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63211921A (ja) * 1987-02-27 1988-09-05 Nec Home Electronics Ltd Ｄ／ａ変換出力の直流除去回路
US4970638A (en) * 1988-10-31 1990-11-13 The United States Of America As Represented By The Secretary Of The Air Force Control of unknown systems via deconvolution
US5532926A (en) * 1991-06-28 1996-07-02 Maxtor Corporation Control system filter having both early-off hold and multi-interval sampling functions
US5248970A (en) * 1991-11-08 1993-09-28 Crystal Semiconductor Corp. Offset calibration of a dac using a calibrated adc
DE69213700D1 (de) * 1992-01-08 1996-10-17 Ibm Signalprozessor zur Abtastrateumsetzung
US5608400A (en) * 1995-08-24 1997-03-04 Martin Marietta Corporation Selectable intermediate frequency sigma-delta analog-to-digital converter
US6124816A (en) * 1998-06-02 2000-09-26 Cirrus Logic, Inc. One bit digital to analog converter with relaxed filtering requirements
US6154158A (en) * 1998-06-30 2000-11-28 Qualcomm Incorporated Digital-to-analog converter D.C. offset correction comparing converter input and output signals
US6404369B1 (en) 2000-09-29 2002-06-11 Teradyne, Inc. Digital to analog converter employing sigma-delta loop and feedback DAC model
US7116721B1 (en) * 2002-05-20 2006-10-03 Cirrus Logic, Inc. Delta-sigma modulators with integral digital low-pass filtering
US6894832B1 (en) * 2002-08-30 2005-05-17 Nortel Networks Limited Technique for adaptively controlling gain in an optical amplifier
US6940436B2 (en) * 2003-10-31 2005-09-06 Texas Instruments Incorporated Analog-to-digital conversion system with second order noise shaping and a single amplifier
US7009541B1 (en) * 2004-10-21 2006-03-07 Analog Devices, Inc. Input common-mode voltage feedback circuit for continuous-time sigma-delta analog-to-digital converter
US7456766B2 (en) 2006-07-19 2008-11-25 Qualcomm Incorporated Sigma-delta modulation with offset
US7574327B2 (en) * 2006-12-12 2009-08-11 Sc Solutions All-digital cantilever controller

Also Published As

Publication number Publication date
KR101215750B1 (ko) 2012-12-27
US20090195426A1 (en) 2009-08-06
US7825844B2 (en) 2010-11-02
ATE525808T1 (de) 2011-10-15
WO2009100379A1 (en) 2009-08-13
CN101933234B (zh) 2013-06-26
TW200950353A (en) 2009-12-01
EP2245742A1 (en) 2010-11-03
JP2011511604A (ja) 2011-04-07
KR20100130190A (ko) 2010-12-10
CN101933234A (zh) 2010-12-29
EP2245742B1 (en) 2011-09-21

Similar Documents

Publication Publication Date Title
JP5016118B2 (ja) 適応可能な高次のデジタル・アナログ変換
US9372663B2 (en) Direct digital synthesis of signals using maximum likelihood bit-stream encoding
Stewart et al. Oversampling and sigma-delta strategies for data conversion
CN102714503B (zh) 转换器系统、过采样连续时钟转换器及其转换方法
TWI483594B (zh) 使用正交調變系統之無線音訊設備及使用方法
US8774314B2 (en) Transmitter architectures
US8195221B2 (en) Loop delay compensation for continuous time sigma delta analog to digital converter
Wu et al. A nonuniform sampling ADC architecture with reconfigurable digital anti-aliasing filter
EP3662578A1 (en) Distortion mitigation quantizer circuit, method for mitigating distortion noise and digital transmitter
US20140106681A1 (en) Ku ADAPTATION FOR PHASE-LOCKED LOOP WITH TWO-POINT MODULATION
Halsig et al. Information rates for faster-than-Nyquist signaling with 1-bit quantization and oversampling at the receiver
Ritter et al. Continuous-time delta-sigma ADCs with improved interferer rejection
Roza Poly-phase sigma-delta modulation
US6856267B1 (en) Method and system for a multi-rate analog finite impulse response filter
Ruotsalainen Encoding and modeling techniques for center frequency agile digital RF transmitters
KR100878250B1 (ko) 시그마-델타 펄스 폭 변조기 및 시그마-델타 변조기
Yapti Wideband Analog-to-Digital Converter (ADC) design for power amplifiers linearization
ノイズ整形フィルタの設計 Design of Noise Shaping Filters in∆∑ Modulators for Quantization Error Reduction
Tariq Design of Noise Shaping Filters in ΔΣ Modulators for Quantization Error Reduction
van Roermund et al. Extended modelling for time-encoding converters

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110519

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120313

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120409

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120508

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120607

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150615

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5016118

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees