JP4940101B2 - Δςデータ変換装置およびδςデータ変換装置の検査方法 - Google Patents

Δςデータ変換装置およびδςデータ変換装置の検査方法 Download PDF

Info

Publication number
JP4940101B2
JP4940101B2 JP2007277385A JP2007277385A JP4940101B2 JP 4940101 B2 JP4940101 B2 JP 4940101B2 JP 2007277385 A JP2007277385 A JP 2007277385A JP 2007277385 A JP2007277385 A JP 2007277385A JP 4940101 B2 JP4940101 B2 JP 4940101B2
Authority
JP
Japan
Prior art keywords
digital
signal
test
data stream
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007277385A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008109671A5 (enExample
JP2008109671A (ja
Inventor
ベッカート マティアス
ヴィーヤ トーマス
ノイシェーラー マルコ
ブロックマン マルクス
ヘニング クリスティアーネ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of JP2008109671A publication Critical patent/JP2008109671A/ja
Publication of JP2008109671A5 publication Critical patent/JP2008109671A5/ja
Application granted granted Critical
Publication of JP4940101B2 publication Critical patent/JP4940101B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/378—Testing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/458—Analogue/digital converters using delta-sigma modulation as an intermediate step

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Analogue/Digital Conversion (AREA)
JP2007277385A 2006-10-25 2007-10-25 Δςデータ変換装置およびδςデータ変換装置の検査方法 Active JP4940101B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE200610050175 DE102006050175A1 (de) 2006-10-25 2006-10-25 Delta-Sigma-Datenkonverter-Anordnung und Verfahren zum Überprüfen eines Delta-Sigma-Datenkonverters
DE102006050175.6 2006-10-25

Publications (3)

Publication Number Publication Date
JP2008109671A JP2008109671A (ja) 2008-05-08
JP2008109671A5 JP2008109671A5 (enExample) 2010-12-09
JP4940101B2 true JP4940101B2 (ja) 2012-05-30

Family

ID=38920745

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007277385A Active JP4940101B2 (ja) 2006-10-25 2007-10-25 Δςデータ変換装置およびδςデータ変換装置の検査方法

Country Status (4)

Country Link
EP (1) EP1916771B1 (enExample)
JP (1) JP4940101B2 (enExample)
DE (2) DE102006050175A1 (enExample)
TW (1) TWI431945B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102010032296B4 (de) 2009-08-26 2014-05-28 Sew-Eurodrive Gmbh & Co Kg Verfahren zur Verarbeitung eines einen analog bestimmten Wert für Ausgangsstrom eines Umrichters darstellenden Messwertsignals und Vorrichtung zur Durchführung des Verfahrens
CN104459521B (zh) * 2014-12-19 2017-03-01 中国科学院微电子研究所 基于存储器的片内△∑模拟激励生成方法中比特流的选择方法
US9768793B2 (en) * 2015-12-17 2017-09-19 Analog Devices Global Adaptive digital quantization noise cancellation filters for mash ADCs
US10653904B2 (en) 2017-12-02 2020-05-19 M-Fire Holdings, Llc Methods of suppressing wild fires raging across regions of land in the direction of prevailing winds by forming anti-fire (AF) chemical fire-breaking systems using environmentally clean anti-fire (AF) liquid spray applied using GPS-tracking techniques
US11901919B2 (en) 2021-04-26 2024-02-13 Stmicroelectronics International N.V. On chip test architecture for continuous time delta sigma analog-to-digital converter

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5068657A (en) * 1990-05-25 1991-11-26 At&T Bell Laboratories Method and apparatus for testing delta-sigma modulators
US5257026A (en) * 1992-04-17 1993-10-26 Crystal Semiconductor, Inc. Method and apparatus for calibrating a multi-bit delta-sigma modular
US5959562A (en) * 1997-09-03 1999-09-28 Analog Devices, Inc. Sigma-delta modulator and method for operating such modulator

Also Published As

Publication number Publication date
DE502007002389D1 (de) 2010-02-04
DE102006050175A1 (de) 2008-04-30
EP1916771A1 (de) 2008-04-30
TW200832926A (en) 2008-08-01
TWI431945B (zh) 2014-03-21
EP1916771B1 (de) 2009-12-23
JP2008109671A (ja) 2008-05-08

Similar Documents

Publication Publication Date Title
EP3242404B1 (en) Delta sigma patterns for calibrating a digital-to-analog converter
US8830098B2 (en) Sigma-delta ADC with test circuitry
US6111529A (en) Accurate gain calibration of analog to digital converters
KR20120063468A (ko) 델타?시그마?델타 변조기
TW200810371A (en) Asynchronous sigma-delta digital-analog converter
JP4940101B2 (ja) Δςデータ変換装置およびδςデータ変換装置の検査方法
CN101783687B (zh) 一种全数字的开关电容sigma-delta调制器可测性设计电路及方法
Barragan et al. A fully-digital BIST wrapper based on ternary test stimuli for the dynamic test of a 40 nm CMOS 18-bit stereo audio $\Sigma\Delta $ ADC
TWI233495B (en) IC with built-in self-test function and design method thereof
Jiang et al. Built-in Self-Calibration of On-chip DAC and ADC
Hong et al. A Fully Integrated Built-In Self-Test $\Sigma {-}\Delta $ ADC Based on the Modified Controlled Sine-Wave Fitting Procedure
Hung et al. A Fully Integrated BIST $\Delta\Sigma $ ADC Using the In-Phase and Quadrature Waves Fitting Procedure
Bhatheja et al. Low cost high accuracy stimulus generator for on-chip spectral testing
Rolindez et al. A stereo audio Σ∑ ADC architecture with embedded SNDR self-test
Sahu et al. System level behavioral modeling of CORDIC based ORA of built-in-self-test for sigma-delta analog-to-digital converter
Sahu et al. A review on system level behavioral modeling and post simulation of built-in-self-test of sigma-delta modulator analog-to-digital converter
Hong Design-for-digital-testability 30 MHz second-order/spl Sigma/-/spl Delta/modulator
Sahu et al. Optimized System Level Hardware Realization of Built-in-Self-Test Approach for Sigma-Delta Analog-to-Digital Converter
US8497792B2 (en) Signal generation method and apparatus and test method and system using the same
WO2007009912A1 (en) Method for testing analog-to-digital converters
Ankur et al. A novel on-chip mismatch measurement technique for Nyquist rate ADCs
Andrejević et al. Fault effects in sigma-delta modulator
Fujcik et al. Bandpass sigma-delta modulator for sensor signal processing
Sahu et al. High level computation technique for characterization of sigma-delta A/D converter
Hong et al. A/spl Sigma//spl Delta/modulation based analog BIST system with a wide bandwidth fifth-order analog response extractor for diagnosis purpose

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101025

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20101025

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20101227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110930

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111013

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120111

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120127

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120227

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150302

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4940101

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250