JP4784700B2 - Piezoelectric wafer - Google Patents

Piezoelectric wafer Download PDF

Info

Publication number
JP4784700B2
JP4784700B2 JP2010255791A JP2010255791A JP4784700B2 JP 4784700 B2 JP4784700 B2 JP 4784700B2 JP 2010255791 A JP2010255791 A JP 2010255791A JP 2010255791 A JP2010255791 A JP 2010255791A JP 4784700 B2 JP4784700 B2 JP 4784700B2
Authority
JP
Japan
Prior art keywords
wafer
piezoelectric
piezoelectric wafer
crystal
shape
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2010255791A
Other languages
Japanese (ja)
Other versions
JP2011078118A (en
Inventor
資郎 村上
賢二 小峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Miyazaki Epson Corp
Original Assignee
Miyazaki Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Miyazaki Epson Corp filed Critical Miyazaki Epson Corp
Priority to JP2010255791A priority Critical patent/JP4784700B2/en
Publication of JP2011078118A publication Critical patent/JP2011078118A/en
Application granted granted Critical
Publication of JP4784700B2 publication Critical patent/JP4784700B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)

Description

本発明は、バッチ処理により圧電振動素子を大量生産する際に使用する圧電ウェハの構造の改良に関するものである。   The present invention relates to an improvement in the structure of a piezoelectric wafer used in mass production of piezoelectric vibration elements by batch processing.

水晶振動子の如く、圧電振動素子をパッケージ内に気密封止した構造の表面実装型の圧電デバイスは、携帯電話機、ページャ等の通信機器や、コンピュータ等の電子機器等において、基準周波数発生源、フィルタ等として利用されている。
上記電子機器に対する小型化、高性能化の要請により、使用される圧電デバイスを構成する圧電振動素子に対しても小型化、高周波化が求められている。その結果、圧電振動素子として、例えば縦横寸法が数mm程度、振動部の厚さが数十μm程度の超小型化が求められている。圧電振動素子は、圧電基板の主面上に励振電極と、リード電極を成膜した構成を有しており、超小型の圧電振動素子を個別加工により製造する場合には、歩留まり、効率が悪化して生産性が著しく低下する。そのため、従来から、大面積の圧電ウェハを用いたバッチ処理が実施される。バッチ処理においては、圧電ウェハをラップ、ポリッシュにより目標厚みにまで薄肉化した後で、フォトリソグラフィ技術による転写、エッチング等によって圧電ウェハ上に複数のチップパターンを形成し、ウェハ単位でのバッチ加工処理終了後に、小片の圧電チップに分割する作業が実施される。
ところで、振動部が数十μm程度に薄肉化した圧電振動素子を圧電ウェハを用いたバッチ処理によって量産する場合、従来は、ラップ、ポリッシュ等の機械的研磨により圧電ウェハの厚みを全面に亘って狙いの厚み寸法にまで均一に予め加工しておく必要があった。また、高周波化の要請が更に高まった場合には、機械的研磨により圧電ウェハの全体厚みを更に薄く加工してゆく必要が生じる。更に、量産性を高めてコスト低減を図るためには、圧電ウェハを大型化して一枚の圧電ウェハからの量産性を高める必要も生じる。
A surface-mount type piezoelectric device having a structure in which a piezoelectric vibration element is hermetically sealed in a package, such as a crystal resonator, is used as a reference frequency generation source in communication devices such as mobile phones and pagers, and electronic devices such as computers. It is used as a filter.
Due to the demand for downsizing and high performance of the electronic devices, the piezoelectric vibration elements constituting the used piezoelectric devices are also required to be downsized and high frequency. As a result, the piezoelectric vibration element is required to be miniaturized such that the vertical and horizontal dimensions are about several millimeters and the thickness of the vibration part is about several tens of micrometers. Piezoelectric vibration elements have a structure in which excitation electrodes and lead electrodes are formed on the main surface of a piezoelectric substrate. When ultra-small piezoelectric vibration elements are manufactured by individual processing, the yield and efficiency deteriorate. As a result, productivity is significantly reduced. Therefore, conventionally, batch processing using a large-area piezoelectric wafer is performed. In batch processing, the piezoelectric wafer is thinned to the target thickness by lapping and polishing, and then multiple chip patterns are formed on the piezoelectric wafer by photolithography technology transfer, etching, etc., and batch processing is performed in wafer units. After completion, the work of dividing into small pieces of piezoelectric chips is performed.
By the way, in the case of mass-producing a piezoelectric vibration element whose vibration part is thinned to about several tens of μm by batch processing using a piezoelectric wafer, conventionally, the thickness of the piezoelectric wafer is entirely covered by mechanical polishing such as lapping and polishing. It was necessary to pre-process evenly to the target thickness dimension. Further, when the demand for higher frequency is further increased, it is necessary to further reduce the overall thickness of the piezoelectric wafer by mechanical polishing. Further, in order to increase the mass productivity and reduce the cost, it is necessary to increase the size of the piezoelectric wafer and increase the mass productivity from one piezoelectric wafer.

図8は水晶ウェハをフォトリソグラフィプロセスにて加工する場合の説明図であり、水晶ウェハ100上のハッチングで示した略環状の部分102を除いた全面を保護膜101にて被覆した状態で、水晶ウェハ全体をエッチング液中に所定時間浸漬して揺動させつつハッチング部102に相当する水晶材料を除去して貫通スリットを形成する(外形抜きエッチング)。ハッチング部102に形成される貫通スリットは、隣接し合う各水晶基板チップ103間を画成する境界となっている。
次いで、保護膜101を剥離し、貫通したハッチング部102により囲まれた水晶基板チップ103上に励振電極とリード電極となる金属膜を付着する。その後、貫通したハッチング部102に沿って折り割ることにより、水晶基板チップ個片に分割する。
しかし、圧電ウェハの薄型化、大面積化が更に進むと、圧電ウェハの強度が必然的に低下するため、フォトリソグラフィプロセスにおけるハンドリングにおいて圧電ウェハが破損し易くなり、歩留まりが低下することとなる。特に、圧電ウェハをピンセットにより保持して移動したり、圧電ウェハに付着したエッチング液をエッチングや洗浄のために液中にて揺動する場合にウェハが破損し易くなる。
このように大型の圧電ウェハはハンドリングに際して不都合が多いため、製造歩留まりを優先するためには量産性の点で劣る小面積の圧電ウェハを用いざるを得なかった。
特開2004−119718公報には、薄型ウェハを加工中の各工程で安定した形状に維持し、割れや欠けや反りを防止するために、薄型ウェハの片面の外周縁に沿ってリング状フレームを貼り付けて補強するようにした薄型半導体チップの製造方法が開示されている。
しかし、この従来技術にあっては、ウェハを所望の薄さに加工した後で、薄型ウェハの片面にリング状フレームを正確に位置決めした上で貼り付ける必要があるため、作業数が増大し、生産性低下が著しくなる。
FIG. 8 is an explanatory diagram when a quartz wafer is processed by a photolithography process. The quartz wafer 100 is covered with a protective film 101 except for the substantially annular portion 102 indicated by hatching, and the quartz wafer 100 is crystallized. The whole wafer is immersed in an etching solution for a predetermined time and is shaken while the quartz material corresponding to the hatched portion 102 is removed to form a through slit (etching without outline). The through slit formed in the hatched portion 102 serves as a boundary that defines between adjacent crystal substrate chips 103.
Next, the protective film 101 is peeled off, and a metal film to be an excitation electrode and a lead electrode is attached on the quartz substrate chip 103 surrounded by the penetrating hatched portion 102. Then, it divides | segments into the crystal | crystallization board | substrate chip piece by folding along the hatching part 102 which penetrated.
However, if the piezoelectric wafer is further reduced in thickness and increased in area, the strength of the piezoelectric wafer is inevitably reduced, so that the piezoelectric wafer is easily damaged during handling in the photolithography process, and the yield is reduced. In particular, the wafer is likely to be damaged when the piezoelectric wafer is moved while being held by tweezers or when the etching solution adhering to the piezoelectric wafer is swung in the solution for etching or cleaning.
As described above, since a large piezoelectric wafer has many inconveniences in handling, a piezoelectric wafer having a small area, which is inferior in mass productivity, has to be used in order to give priority to the manufacturing yield.
In JP-A-2004-119718, a ring-shaped frame is provided along the outer peripheral edge of one surface of a thin wafer in order to maintain a thin wafer in a stable shape in each step during processing and prevent cracking, chipping and warping. A method of manufacturing a thin semiconductor chip that is attached and reinforced is disclosed.
However, in this prior art, after processing the wafer to a desired thickness, it is necessary to attach the ring-shaped frame on one side of the thin wafer with accurate positioning, which increases the number of operations, Productivity decreases significantly.

特開2004−119718公報JP 2004-119718 A

本発明は上記に鑑みてなされたものであり、機械的研磨により厚さが数十μmとなるまで薄型化されることによって機械的強度が低下した大面積の圧電ウェハを、その後のフォトリソグラフィプロセスによって複数の圧電チップ個片に加工する際のハンドリングによって、圧電ウェハが破損して歩留まりが低下する不具合を解決することができる圧電ウェハの構造を提供することを目的としている。
即ち、本発明によれば、機械的強度が低下した圧電ウェハを小面積化することによる量産性低下を招くことなく、十分な量産性を確保できる程度に大面積化しながらもハンドリング時の破損を防止することができる。
The present invention has been made in view of the above, and a piezoelectric wafer having a large area whose mechanical strength is reduced by being thinned to a thickness of several tens of μm by mechanical polishing, and a subsequent photolithography process. Accordingly, an object of the present invention is to provide a structure of a piezoelectric wafer capable of solving the problem that the yield is reduced due to damage of the piezoelectric wafer by handling when processing into a plurality of piezoelectric chip pieces.
In other words, according to the present invention, the piezoelectric wafer with reduced mechanical strength is not damaged by handling, while causing a large area to ensure sufficient mass productivity without causing a reduction in mass productivity by reducing the area. Can be prevented.

本発明に係る第1の実施形態は、複数の圧電振動素子と、該複数の圧電振動素子が連結された連結体と、前記連結体の外縁に一体化され前記連結体よりも厚さが厚い枠体部と、を備えた圧電ウェハである。  In the first embodiment of the present invention, a plurality of piezoelectric vibration elements, a connection body in which the plurality of piezoelectric vibration elements are connected, and an outer edge of the connection body are thicker than the connection body. And a frame body portion.
本発明に係る第2の実施形態は、前記連結体を仕切るように形成された梁を備え、前記梁の両端が前記枠体部の内壁に繋がっている第1の実施形態に係る圧電ウェハである。  A second embodiment according to the present invention is a piezoelectric wafer according to the first embodiment that includes a beam formed so as to partition the coupling body, and both ends of the beam are connected to an inner wall of the frame body portion. is there.
本発明に係る第3の実施形態は、前記枠体部が、前記複数の圧電振動素子と前記連結体を囲んだ構成を備え、前記枠体部の内周の形状が、円形或いは矩形であり、該矩形の角隅が曲線形状を有する第1、第2何れかの実施形態に係る圧電ウェハである。  In a third embodiment according to the present invention, the frame body portion includes a configuration in which the plurality of piezoelectric vibration elements and the coupling body are surrounded, and the shape of the inner periphery of the frame body portion is a circle or a rectangle. The piezoelectric wafer according to any one of the first and second embodiments, in which corners of the rectangle have a curved shape.
[適用例1]本適用例に係る圧電ウェハは、薄板領域と、該薄板領域の外周縁部に一体化された厚肉の枠体部と、を備えている。  Application Example 1 A piezoelectric wafer according to this application example includes a thin plate region and a thick frame body portion integrated with an outer peripheral edge portion of the thin plate region.
[適用例2]本適用例に係る圧電ウェハは、フォトリソグラフィプロセスにより加工することにより圧電ウェハ上に複数の圧電振動素子を形成する際に用いる前記圧電ウェハの構造であって、前記複数の圧電振動素子を形成する薄板領域と、該薄板領域の外周縁部に一体化された厚肉の枠体部と、を備えている。  Application Example 2 A piezoelectric wafer according to this application example is a structure of the piezoelectric wafer used when forming a plurality of piezoelectric vibration elements on the piezoelectric wafer by processing by a photolithography process, and the plurality of piezoelectric wafers. A thin plate region that forms the vibration element, and a thick frame body unit integrated with the outer peripheral edge of the thin plate region.
[適用例3]本適用例に係る圧電ウェハは、適用例1又は2において、前記外枠部の内壁面の全体形状は、円形、楕円形、長円形であるか、或いは、R状部、直線状部のみから構成されている。  [Application Example 3] In the application example 1 or 2, the piezoelectric wafer according to this application example has a circular shape, an elliptical shape, an oval shape, or an R-shaped portion as a whole of the inner wall surface of the outer frame portion. It is composed only of straight portions.

本発明の圧電ウェハによれば、薄板領域と、該薄板領域の外周縁部に一体化された厚肉の枠体部と、を備えているので、機械的研磨により厚さが数十μmとなるまで薄型化されることによって機械的強度が低下した大面積の圧電ウェハを、その後のフォトリソグラフィプロセスによって複数の圧電チップ個片に加工する際のハンドリングによって、圧電ウェハが破損して歩留まりが低下するという従来の不具合を解決することができる。   According to the piezoelectric wafer of the present invention, since the thin wafer region and the thick frame body portion integrated with the outer peripheral edge of the thin plate region are provided, the thickness is several tens of μm by mechanical polishing. Due to the handling when a large-area piezoelectric wafer whose mechanical strength has been reduced by thinning until it is processed into multiple piezoelectric chip pieces by a subsequent photolithography process, the piezoelectric wafer is damaged and the yield is reduced. It is possible to solve the conventional problem of performing.

(a)及び(b)は本発明の一実施形態に係る圧電ウェハの一例としての水晶ウェハの構成を示す斜視図、及びA−A断面図。(A) And (b) is a perspective view which shows the structure of the crystal wafer as an example of the piezoelectric wafer which concerns on one Embodiment of this invention, and AA sectional drawing. (a)乃至(c)は本発明の圧電ウェハの加工手順を説明する図。(A) thru | or (c) is a figure explaining the process sequence of the piezoelectric wafer of this invention. (a)乃至(d)はフォトリソグラフィプロセスによる水晶ウェハの加工手順を示す要部(薄板領域)拡大断面図。(A) thru | or (d) are principal part (thin board | substrate area | region) expanded sectional views which show the process sequence of the crystal wafer by a photolithography process. (a)及び(b)は本発明の圧電ウェハの他の実施形態の構成を示す平面図、及びB−B断面図。(A) And (b) is a top view which shows the structure of other embodiment of the piezoelectric wafer of this invention, and BB sectional drawing. (a)及び(b)は夫々本発明の圧電ウェハの他の実施形態の構成を示す平面図。(A) And (b) is a top view which shows the structure of other embodiment of the piezoelectric wafer of this invention, respectively. (a)及び(b)は夫々本発明の他の実施形態に係る圧電ウェハの構成を示す平面図。(A) And (b) is a top view which shows the structure of the piezoelectric wafer which concerns on other embodiment of this invention, respectively. (a)及び(b)は夫々本発明の他の実施形態に係る圧電ウェハの構成を示す平面図。(A) And (b) is a top view which shows the structure of the piezoelectric wafer which concerns on other embodiment of this invention, respectively. 従来例の圧電ウェハの加工方法の説明図。Explanatory drawing of the processing method of the piezoelectric wafer of a prior art example. (a)及び(b)は本発明の圧電ウェハにスピンコートによりレジストを塗布する手順と、その欠点を示す説明図。(A) And (b) is explanatory drawing which shows the procedure which apply | coats a resist to the piezoelectric wafer of this invention by spin coating, and its fault.

以下、本発明を図面に示した実施の形態により詳細に説明する。
図1(a)及び(b)は本発明の一実施形態に係る圧電ウェハの一例としての水晶ウェハの構成を示す斜視図、及びA−A断面図であり、図2(a)乃至(c)は本発明の圧電ウェハの加工手順を説明する図である。
本発明の水晶ウェハ(圧電ウェハ)1は、水晶振動素子(圧電振動素子)の連結体を形成するための薄板領域2と、薄板領域2の外周縁部に一体化された厚肉の枠体部3と、を備えている構成が特徴的である。なお、水晶振動素子は、水晶基板と、水晶基板面に形成した励振電極、リード電極とからなっている。
水晶ウェハ1を製造する際には、まず、図2(a)に点線で示すような平板状且つ厚肉の水晶板10を、ラップ、ポリッシュ等の機械的研磨によって所定の厚み(例えば、50μm)まで薄く加工する。この段階での水晶板10の厚みは、最終的な狙いの厚さ(例えば、30μm)よりも十分に厚く機械的強度の強い状態に留めておく。
次いで、図2(b)において図1の枠体部3の幅寸法に相当する水晶板上面外周部と、水晶板下面全体を金属膜11a、11bによってマスクした状態で、水晶板をエッチング液に浸漬して揺動させることによって、(c)のように上面側の環状の金属膜11aと底面側の全面金属膜11bとによって隠蔽されていない水晶基板上面を凹状に加工し、凹部12内の底板13の肉厚が狙いの値である30μmとなるようにする。その後、水晶板を洗浄液中に浸漬して揺動させることによって付着したエッチング液洗浄してから、金属膜11a、11bを除去することによって水晶ウェハ1を完成する。
水晶板10を機械的研磨する際には、枠体部3の肉厚に相当する厚み程度に仕上げれば良く、従来のように薄板領域2に相当する薄さまで研磨によって仕上げを行う必要がなくなるため、機械的研磨工程での加工対応が容易となる。
更に、この水晶ウェハ1は、薄板領域2の外周縁に一体化された厚肉の枠体部3によって機械的強度を補強されているため、その後のフォトリソグラフィプロセスによる水晶振動素子個片への加工工程におけるピンセットによる保持、移動や、エッチング液や洗浄液中での揺動によって薄板領域2が変形、破損することが防止される。従って、水晶ウェハの大型化、薄板領域の更なる薄肉化に対応して強度を高め、フォトリソグラフィプロセス中のハンドリングにおける破損を防止することが可能となる。
Hereinafter, the present invention will be described in detail with reference to embodiments shown in the drawings.
1A and 1B are a perspective view and a cross-sectional view taken along line AA of a crystal wafer as an example of a piezoelectric wafer according to an embodiment of the present invention, and FIGS. () Is a diagram illustrating a processing procedure of the piezoelectric wafer of the present invention.
A crystal wafer (piezoelectric wafer) 1 according to the present invention includes a thin plate region 2 for forming a coupled body of crystal resonator elements (piezoelectric resonator elements) and a thick frame body integrated with an outer peripheral edge of the thin plate region 2. The structure provided with the part 3 is characteristic. The crystal resonator element includes a crystal substrate, an excitation electrode, and a lead electrode formed on the crystal substrate surface.
When the quartz wafer 1 is manufactured, first, a flat and thick quartz crystal plate 10 as indicated by a dotted line in FIG. 2A is formed into a predetermined thickness (for example, 50 μm) by mechanical polishing such as lapping or polishing. ) The thickness of the quartz plate 10 at this stage is sufficiently thicker than the final target thickness (for example, 30 μm) and kept in a state where the mechanical strength is strong.
Next, in FIG. 2B, in the state where the crystal plate upper surface outer peripheral portion corresponding to the width dimension of the frame body portion 3 in FIG. 1 and the entire lower surface of the crystal plate are masked by the metal films 11a and 11b, the crystal plate is used as an etching solution. By immersing and oscillating, the upper surface of the quartz substrate that is not concealed by the annular metal film 11a on the upper surface side and the entire metal film 11b on the bottom surface side is processed into a concave shape as shown in FIG. The thickness of the bottom plate 13 is set to a target value of 30 μm. Thereafter, the quartz wafer 1 is completed by removing the metal films 11a and 11b after washing the etching solution adhering by immersing and swinging the quartz plate in the washing solution.
When the quartz plate 10 is mechanically polished, the quartz plate 10 may be finished to a thickness corresponding to the thickness of the frame body portion 3, and it is not necessary to finish by polishing to a thickness corresponding to the thin plate region 2 as in the prior art. This facilitates processing in the mechanical polishing process.
Furthermore, since the mechanical strength of the quartz wafer 1 is reinforced by the thick frame body portion 3 integrated with the outer peripheral edge of the thin plate region 2, the quartz wafer 1 can be applied to the quartz vibrating element pieces by the subsequent photolithography process. It is possible to prevent the thin plate region 2 from being deformed or damaged by holding or moving by tweezers in the processing step, or swinging in the etching solution or cleaning solution. Accordingly, it is possible to increase the strength in response to the enlargement of the quartz wafer and the further thinning of the thin plate region, and to prevent breakage in handling during the photolithography process.

図3(a)乃至(d)はフォトリソグラフィプロセスによる水晶ウェハの加工手順を示す要部(薄板領域)拡大断面図であり、フォトリソグラフィプロセスによって、薄板領域2に対して従来通り、表裏両面への金属膜20の成膜((a))、外形抜き部分2aを除いた金属膜20上へのフォトレジスト21のパターニング、露光、現像、及び金属膜20のエッチングによる選択的除去((b))、外形抜きエッチング((c))、フォトレジスト剥離及び金属膜エッチングによる除去((d))を順次実施することにより、水晶振動素子個片を形成する。
図3(b)に示したフォトレジスト21のパターニング工程では、従来と同様にスピンコータの回転テーブル上に水晶ウェハ1を固定した状態で回転させつつ、水晶ウェハ面にフォトレジストをスプレー塗布する工程を採用することができる。フォトレジストにマスクを用いた露光を実施する場合には枠体部3の厚みを考慮して薄板領域面とマスクとの間のギャップ設定を行う他は、従来と全く同様の手順による露光を実施できる。各種エッチング工程についても、従来の平板状の水晶ウェハに対して実施するエッチングと全く差異がないことが確認されている。
上記実施形態では、矩形の水晶板の片面をエッチングすることによって薄板領域2の外底面が、枠体部3の底面と同一平面上に位置するように構成したが、例えば図4に示すように枠体部3の高さ方向中間部によって薄肉領域2の外周縁を一体的に保持して縦断面形状がH字型となるように構成してもよい。この場合には、図2(b)に示した環状の金属膜11aによって水晶板10の表裏両面の外周縁をマスクした状態でエッチングを実施することにより、水晶板の表裏両面側に同時に凹所を形成する。
FIGS. 3A to 3D are enlarged cross-sectional views of the main part (thin plate region) showing the processing procedure of the crystal wafer by the photolithography process. Both the front and back surfaces of the thin plate region 2 are conventionally processed by the photolithography process. Of the metal film 20 ((a)), patterning of the photoresist 21 on the metal film 20 excluding the outer portion 2a, exposure, development, and selective removal by etching of the metal film 20 ((b)). ), Outline-etching etching ((c)), photoresist stripping, and removal by metal film etching ((d)) are sequentially performed to form crystal vibrating element pieces.
In the patterning process of the photoresist 21 shown in FIG. 3B, the process of spraying the photoresist on the crystal wafer surface while rotating the crystal wafer 1 while being fixed on the rotary table of the spin coater as in the prior art. Can be adopted. When performing exposure using a mask for photoresist, exposure is performed in exactly the same manner as before except that the gap between the thin plate region surface and the mask is set in consideration of the thickness of the frame 3. it can. It has been confirmed that the various etching processes are completely different from etching performed on a conventional flat crystal wafer.
In the above embodiment, the outer bottom surface of the thin plate region 2 is positioned on the same plane as the bottom surface of the frame body portion 3 by etching one surface of a rectangular crystal plate. For example, as shown in FIG. You may comprise so that the outer periphery of the thin area | region 2 may be hold | maintained integrally by the height direction intermediate part of the frame part 3, and a longitudinal cross-sectional shape may become an H shape. In this case, etching is performed in a state where the outer peripheral edges of the front and back surfaces of the crystal plate 10 are masked by the annular metal film 11a shown in FIG. Form.

次に、図5(a)は本発明の変形実施形態であり、この水晶ウェハ1は、外周輪郭を円形とし、その内側に薄板領域2を形成することによって、薄板領域2の外周縁を厚肉の枠体部3によって補強するように構成している。この実施形態においても、薄板領域2を厚肉部3の底面と同レベルとしてもよいし、縦断面形状がH字型になるようにしてもよい。
更に、図5(b)は図5(a)の円形の水晶ウェハ1の中心部を貫通するように細幅の梁25を設けることにより機械的強度を更に高めるようにした例である。
上記何れの例においても、薄板領域2と枠体部3との間の厚みの比率、梁25の有無、太さ、本数等については水晶ウェハの大きさや、薄板領域の厚みを考慮した上で、十分なウェハ強度が確保できるように条件を選択すればよい。
次に、上記各実施形態における水晶ウェハ(圧電ウェハ)にあっては、枠体部の内側面に90度、鋭角、或いは鈍角状の角部が存在するため、フォトリソグラフィプロセスにおけるハンドリングや、エッチング液や洗浄液中での揺動を繰り返すことにより、応力が角部周辺に集中し、該角部を起点として薄板領域2にひび割れ等の破損が発生し易くなる。
或いは、図9(a)(b)のスピンコータ30によるフォトレジスト塗布工程に示すように、モータ31によって回転駆動される回転テーブル32上に水晶ウェハ1を保持した状態で回転テーブル32を回転させつつ、水晶ウェハ1の凹部12内に向けてノズル35からフォトレジスト36を塗布すると、遠心力によって枠体部3の内壁に沿ってフォトレジスト35が溜まり易くなり、特に角隅部には多い量のフォトレジストが溜まる。フォトレジスト35の量が多いために厚くなった部分については、厚みが均一且つ薄い中央部分と比べて露光・現像が円滑に実施されず、フォトリソグラフィプロセスが狙い通りには実施されなくなる。このため、図1(a)に示した如き外形抜き部分2aを精度良く形成できなくなる。
Next, FIG. 5 (a) is a modified embodiment of the present invention. In this crystal wafer 1, the outer peripheral edge of the thin plate region 2 is thickened by forming the outer peripheral contour into a circle and forming the thin plate region 2 inside thereof. It is configured to be reinforced by the meat frame 3. Also in this embodiment, the thin plate region 2 may be at the same level as the bottom surface of the thick portion 3, or the vertical cross-sectional shape may be H-shaped.
Further, FIG. 5B is an example in which the mechanical strength is further increased by providing a narrow beam 25 so as to penetrate the center of the circular crystal wafer 1 of FIG. 5A.
In any of the above examples, the thickness ratio between the thin plate region 2 and the frame body part 3, the presence / absence of the beams 25, the thickness, the number, etc., take into account the size of the crystal wafer and the thickness of the thin plate region. The conditions may be selected so that sufficient wafer strength can be secured.
Next, in the crystal wafer (piezoelectric wafer) in each of the embodiments described above, since there are 90 °, acute or obtuse corners on the inner surface of the frame, handling or etching in the photolithography process is performed. By repeatedly swinging in the liquid or the cleaning liquid, stress is concentrated around the corner portion, and the thin plate region 2 is likely to be damaged such as a crack starting from the corner portion.
Alternatively, as shown in the photoresist coating process by the spin coater 30 in FIGS. 9A and 9B, while the crystal wafer 1 is held on the rotary table 32 that is rotationally driven by the motor 31, the rotary table 32 is rotated. When the photoresist 36 is applied from the nozzle 35 toward the concave portion 12 of the crystal wafer 1, the photoresist 35 easily accumulates along the inner wall of the frame body portion 3 due to centrifugal force, and a large amount particularly in the corners. Photoresist accumulates. The thickened portion due to the large amount of the photoresist 35 is not smoothly exposed and developed as compared with the central portion having a uniform thickness, and the photolithography process is not performed as intended. For this reason, it becomes impossible to form the outline-extracted portion 2a as shown in FIG.

このような不具合を解消するために本発明の他の実施形態では、外枠部3の内壁側に角部が形成されないように構成した。換言すれば、薄板領域2の外周縁部の輪郭形状が、R形状、及び/又は、直線形状のみから構成されるようにした。
即ち、図6(a)は外形が矩形の水晶ウェハ1の外枠部3の内壁面の全体形状を円形(或いは、楕円、長円)とした例であり、図6(b)は外枠部3の内壁面の全体形状を略矩形としつつ角隅部をR状に面取りしている。
また、図7(a)は外形が円形の水晶ウェハ1の外枠部3の内壁面の全体形状を円形(或いは、楕円、長円)とした例であり、図7(b)は外枠部3の内壁面の全体形状を2つの略矩形としつつ、各矩形内壁の角隅部をR状の面取りした構成としている。
このように本実施形態では、外枠部3の内壁面に角部が形成されないように、内壁面の平面形状を、R状、或いは直線のみから成るように構成したため、ハンドリング時や液中での揺動時に応力が集中する箇所が存在しなくなり、水晶ウェハが破損しにくくなる。
また、水晶ウェハ1をスピンコータ30によって回転させつつ凹部12内にフォトレジストを塗布する際に、外枠部3の内壁面に角部が存在しないことから、外枠部の内壁に沿ったレジスト塗布ムラ、及びレジスト溜まりが発生しにくくなり、フォトレジストの厚みのバラツキに起因して露光・現像工程による外形抜き工程を精度よく実施できる。
なお、上記実施形態では、圧電結晶材料として水晶を例示したが、これは一例に過ぎず、本発明はあらゆる圧電結晶材料から成る圧電ウェハに対して適用することができる。
In order to solve such a problem, in another embodiment of the present invention, a corner portion is not formed on the inner wall side of the outer frame portion 3. In other words, the contour shape of the outer peripheral edge of the thin plate region 2 is configured only from the R shape and / or the linear shape.
That is, FIG. 6A is an example in which the entire inner wall surface of the outer frame portion 3 of the crystal wafer 1 having a rectangular outer shape is a circle (or an ellipse or an ellipse), and FIG. 6B is an outer frame. The corner portion is chamfered in an R shape while the overall shape of the inner wall surface of the portion 3 is substantially rectangular.
FIG. 7A shows an example in which the overall shape of the inner wall surface of the outer frame portion 3 of the crystal wafer 1 having a circular outer shape is a circle (or an ellipse or an ellipse), and FIG. While the overall shape of the inner wall surface of the portion 3 is two substantially rectangular shapes, the corners of each rectangular inner wall are configured to be chamfered in an R shape.
As described above, in the present embodiment, the planar shape of the inner wall surface is formed of an R shape or a straight line so that corners are not formed on the inner wall surface of the outer frame portion 3, so that it can be handled during handling or in liquid. There is no place where the stress is concentrated when swinging, so that the quartz wafer is hardly damaged.
Further, when applying the photoresist in the recess 12 while rotating the quartz wafer 1 by the spin coater 30, there is no corner on the inner wall surface of the outer frame portion 3, so that the resist application along the inner wall of the outer frame portion is performed. Unevenness and resist pooling are less likely to occur, and the outer shape removal process by the exposure / development process can be accurately performed due to variations in the thickness of the photoresist.
In the above embodiment, quartz is exemplified as the piezoelectric crystal material. However, this is only an example, and the present invention can be applied to piezoelectric wafers made of any piezoelectric crystal material.

1 水晶ウェハ(圧電ウェハ)、2 薄板領域、2a 外形抜き部分、3 枠体部、10 水晶板、11a、11b 金属膜、12 凹部、20 金属膜、25 梁、30 スピンコータ、31 モータ、32 テーブル   DESCRIPTION OF SYMBOLS 1 Crystal wafer (piezoelectric wafer), 2 Thin plate area | region, 2a Outer shape part, 3 Frame body part, 10 Crystal board, 11a, 11b Metal film, 12 Recessed part, 20 Metal film, 25 Beam, 30 Spin coater, 31 Motor, 32 Table

Claims (3)

複数の圧電振動素子と、  A plurality of piezoelectric vibration elements;
該複数の圧電振動素子が連結された連結体と、  A connected body in which the plurality of piezoelectric vibration elements are connected;
前記連結体の外縁に一体化され前記連結体よりも厚さが厚い枠体部と、を備えたことを特徴とする圧電ウェハ。  A piezoelectric wafer comprising: a frame body portion integrated with an outer edge of the connection body and having a thickness greater than that of the connection body.
前記連結体を仕切るように形成された梁を備え、前記梁の両端が前記枠体部の内壁に繋がっていることを特徴とする請求項1に記載の圧電ウェハ。  2. The piezoelectric wafer according to claim 1, further comprising a beam formed so as to partition the coupling body, wherein both ends of the beam are connected to an inner wall of the frame body portion. 前記枠体部が、前記複数の圧電振動素子と前記連結体を囲んだ構成を備え、  The frame portion includes a configuration surrounding the plurality of piezoelectric vibration elements and the coupling body,
前記枠体部の内周の形状が、円形或いは矩形であり、該矩形の角隅が曲線形状を有することを特徴とする請求項1又は2に記載の圧電ウェハ。  3. The piezoelectric wafer according to claim 1, wherein a shape of an inner periphery of the frame body is a circle or a rectangle, and corners of the rectangle have a curved shape.
JP2010255791A 2010-11-16 2010-11-16 Piezoelectric wafer Active JP4784700B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010255791A JP4784700B2 (en) 2010-11-16 2010-11-16 Piezoelectric wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010255791A JP4784700B2 (en) 2010-11-16 2010-11-16 Piezoelectric wafer

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2010113136A Division JP4784693B2 (en) 2010-05-17 2010-05-17 Method for manufacturing piezoelectric wafer and method for manufacturing crystal vibrating element piece

Publications (2)

Publication Number Publication Date
JP2011078118A JP2011078118A (en) 2011-04-14
JP4784700B2 true JP4784700B2 (en) 2011-10-05

Family

ID=44021532

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010255791A Active JP4784700B2 (en) 2010-11-16 2010-11-16 Piezoelectric wafer

Country Status (1)

Country Link
JP (1) JP4784700B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7048030B2 (en) * 2018-03-22 2022-04-05 日清紡マイクロデバイス株式会社 Manufacturing method of ultrasonic oscillator
WO2023145626A1 (en) * 2022-01-25 2023-08-03 京セラ株式会社 Piezoelectric element, piezoelectric device and piezoelectric wafer

Also Published As

Publication number Publication date
JP2011078118A (en) 2011-04-14

Similar Documents

Publication Publication Date Title
US8580126B2 (en) Piezoelectric vibrating pieces comprising edge mesa steps, and methods for manufacturing same
JP5239748B2 (en) Quartz crystal
TW201637358A (en) AT-cut crystal element, crystal resonator and crystal unit
JP2002198772A (en) High frequency piezoelectric device
JPH04322507A (en) Method of processing crystal resonator
JP2017530569A (en) New piezoelectric quartz chip with double-sided convex structure and its processing
JP4784700B2 (en) Piezoelectric wafer
JP2008174767A (en) Tool for film deposition
JP2006262005A (en) Piezoelectric wafer structure
JP4784693B2 (en) Method for manufacturing piezoelectric wafer and method for manufacturing crystal vibrating element piece
JP5272651B2 (en) Manufacturing method of vibrating piece
JP2007096369A (en) Metal mask and method of cutting piezoelectric resonator element
JP5534217B2 (en) Piezoelectric substrate, method for manufacturing the same, and method for manufacturing a piezoelectric vibrating piece
JP2001053036A (en) Dicing blade and piezoelectric element plate
JP2002299196A (en) Wafer for manufacturing semiconductor
JP2017528012A (en) Piezoelectric quartz chip with single-sided convex structure
JP5234236B2 (en) Quartz substrate and method for manufacturing quartz substrate
US20150145381A1 (en) Quartz vibrator and manufacturing method thereof
JP2016174328A (en) Wafer manufacturing method and wafer
JP2010010955A (en) Method for manufacturing piezoelectric vibrator, and piezoelectric vibrator
TWI759245B (en) Crystal oscillator and method of making the same
JP2013086208A (en) Wafer processing method, method of manufacturing electronic component, and electronic component
JP2008283597A (en) Manufacturing methods of component storage container and piezoelectric device
JP2007208675A (en) Substrate
KR20080019895A (en) Manufacturing method of quartz vibrator

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110614

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110627

R150 Certificate of patent or registration of utility model

Ref document number: 4784700

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140722

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140722

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140722

Year of fee payment: 3

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350