JP4677382B2 - Manufacturing method of ceramic substrate - Google Patents

Manufacturing method of ceramic substrate Download PDF

Info

Publication number
JP4677382B2
JP4677382B2 JP2006227990A JP2006227990A JP4677382B2 JP 4677382 B2 JP4677382 B2 JP 4677382B2 JP 2006227990 A JP2006227990 A JP 2006227990A JP 2006227990 A JP2006227990 A JP 2006227990A JP 4677382 B2 JP4677382 B2 JP 4677382B2
Authority
JP
Japan
Prior art keywords
hole
ceramic
green sheet
ceramic substrate
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006227990A
Other languages
Japanese (ja)
Other versions
JP2008053442A (en
Inventor
邦男 小坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2006227990A priority Critical patent/JP4677382B2/en
Publication of JP2008053442A publication Critical patent/JP2008053442A/en
Application granted granted Critical
Publication of JP4677382B2 publication Critical patent/JP4677382B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Description

本発明は、多層構造のセラミック集合基板から多数個取りされるセラミック基板の製造方法関する。
The present invention relates to a method for producing a ceramic substrate which is a multi-piece ceramic aggregate substrate of the multilayer structure.

多層構造のセラミック基板には、チップ部品等が搭載される主面だけでなく、内部の層間にも配線導体やグラウンド導体等が形成されており、主面と層間や異なる層間どうしはビアホール導体によって電気的に接続されている。また、高周波回路に組み込まれる電子回路モジュールにこの種のセラミック基板が用いられる場合には、セラミック基板に板金製のシールドケースを取り付けて主面上のチップ部品等を電磁的にシールドすることが多い。その場合、シールドケースの隅部に設けられた複数の脚片を、セラミック基板を貫通する各スルーホール内へ挿入して半田接合するという取付構造が一般的であり、主面上でシールドケースがチップ部品の実装領域を覆っていることから、該脚片が挿入されるスルーホールは通常セラミック基板の外周部に配設されている。   In the multilayer ceramic substrate, wiring conductors and ground conductors are formed not only on the main surface on which chip components etc. are mounted, but also between internal layers. Electrically connected. Further, when this type of ceramic substrate is used in an electronic circuit module incorporated in a high-frequency circuit, a shield case made of sheet metal is often attached to the ceramic substrate to electromagnetically shield chip components on the main surface. . In that case, a mounting structure is generally used in which a plurality of leg pieces provided at the corners of the shield case are inserted into each through hole penetrating the ceramic substrate and soldered together, and the shield case is formed on the main surface. Since the mounting area of the chip component is covered, the through hole into which the leg piece is inserted is usually disposed on the outer peripheral portion of the ceramic substrate.

このような多層構造のセラミック基板を製造する際には、まず、複数枚のセラミックグリーンシートを積層・圧着して多層化した後、その主面に分割溝を格子状に刻設する。次に、この多層化したグリーンシートを焼成してセラミック集合基板(大判基板)となし、この集合基板を分割溝に沿って分割して多数のセラミック基板に個片化するようになっている(例えば、特許文献1参照)。   When manufacturing a ceramic substrate having such a multilayer structure, first, a plurality of ceramic green sheets are laminated and pressure-bonded to form a multilayer, and then the dividing grooves are engraved on the main surface in a lattice shape. Next, the multilayered green sheet is fired to form a ceramic aggregate substrate (large format substrate), and the aggregate substrate is divided along a dividing groove to be separated into a large number of ceramic substrates ( For example, see Patent Document 1).

そして、個片化されたセラミック基板がスルーホールを有する場合、従来、そのスルーホールは以下のような手順で形成されていた。すなわち、セラミック集合基板の各層となるセラミックグリーンシートに対して、スルーホール形成箇所に下穴を穿設して該下穴に導電ペースト(電極ペースト)を充填しておく。次に、複数数のグリーンシートを積層・圧着して多層化した後、この多層グリーンシートに対して前記下穴よりも小径な貫通穴を前記導電ペースト充填部に穿設する。この後、多層グリーンシートを焼成すると、前記貫通穴を包囲する円筒状のスルーホール導体(電極部)が得られる。
特開2001−251024号公報(第2頁、図10)
When the singulated ceramic substrate has a through hole, conventionally, the through hole has been formed by the following procedure. That is, a pilot hole is formed in a through-hole formation portion and a conductive paste (electrode paste) is filled in the ceramic green sheet to be each layer of the ceramic aggregate substrate. Next, after a plurality of green sheets are laminated and pressure-bonded to form a multilayer, a through hole having a smaller diameter than the pilot hole is formed in the conductive paste filling portion with respect to the multilayer green sheet. Thereafter, when the multilayer green sheet is fired, a cylindrical through-hole conductor (electrode part) surrounding the through hole is obtained.
Japanese Patent Laying-Open No. 2001-251024 (second page, FIG. 10)

ところで、前述した多層構造のセラミック基板の小型化が促進されると、その主面上でシールドケースに覆われるチップ部品の実装領域が確保しにくくなるため、この種のセラミック基板にあっては、主面の最外周部まで実装領域が広げられるような配置でシールドケースを取り付けるという要望が高まっている。具体的には、シールドケースの各脚片をセラミック基板の隅部のスルーホールに取り付けることによって、主面と略同等の大きさの実装領域を確保することが可能となる。しかしながら、スルーホール導体となる銀等の電極材料は周囲のグリーンシート中に拡散してセラミック集合基板の機械的強度を局部的に低下させるという性質を有するため、セラミック集合基板の格子状の分割溝が交叉する箇所の近傍(分割後にセラミック基板の隅部となる部分)にスルーホールが設けてあると、分割工程でセラミック集合基板がスルーホール近傍の分割溝に沿って正しく分割されないという分割不良が起こりやすくなる。すなわち、セラミック集合基板の分割端面に相当する個々のセラミック基板の外周面がスルーホール近傍で不規則な形状になりやすいため、製造歩留まりの悪化が避け難くなる。   By the way, when the miniaturization of the multilayer structure ceramic substrate described above is promoted, it becomes difficult to secure a mounting area of the chip component covered by the shield case on the main surface. There is an increasing demand to attach the shield case in such an arrangement that the mounting area can be expanded to the outermost peripheral portion of the main surface. Specifically, by mounting the leg pieces of the shield case in the through holes at the corners of the ceramic substrate, it is possible to secure a mounting area having a size substantially equal to that of the main surface. However, since the electrode material such as silver serving as a through-hole conductor has the property of diffusing into the surrounding green sheet and locally lowering the mechanical strength of the ceramic aggregate substrate, the grid-like divided grooves of the ceramic aggregate substrate If through holes are provided in the vicinity of the crossing point (the part that becomes the corner of the ceramic substrate after the division), the division failure that the ceramic aggregate substrate is not correctly divided along the dividing groove near the through hole in the division process. It tends to happen. That is, since the outer peripheral surface of each ceramic substrate corresponding to the divided end surface of the ceramic aggregate substrate is likely to be irregular in the vicinity of the through hole, it is difficult to avoid the deterioration of the manufacturing yield.

なお、セラミック集合基板の分割溝に跨ってスルーホールを形成しておけば、個片化したセラミック基板の外周面にスルーホールを2等分あるいは4等分した非円筒形状のスルーホール導体(電極部)を露出させることはできるが、分割工程で円筒状電極を分割すると破断面に多くのバリが生じてしまうため、かかる手法を採用することは好ましくない。   If a through hole is formed across the dividing grooves of the ceramic aggregate substrate, a non-cylindrical through hole conductor (electrode) is obtained by dividing the through hole into two or four equal parts on the outer peripheral surface of the separated ceramic substrate. However, if the cylindrical electrode is divided in the dividing step, a lot of burrs are generated on the fracture surface, and it is not preferable to adopt such a method.

本発明は、このような従来技術の実情に鑑みてなされたもので、そ目的は、スルーホール導体を分割溝の交叉部近傍に設けてもセラミック集合基板を所望形状に分割できて個片化した基板の小型化が促進しやすいセラミック基板の製造方法を提供することにある。
The present invention has been made in view of the drawbacks inherent in the related art, the purpose of that is, pieces made dividing the ceramic aggregate substrate into a desired shape provided with a through-hole conductor to the intersection near the dividing groove It is an object of the present invention to provide a method for manufacturing a ceramic substrate that facilitates miniaturization of the substrate.

上記目的を達成するために、本発明によるセラミック基板の製造方法では、複数枚のセラミックグリーンシートを積層して圧着することにより多層グリーンシートを得る積層圧着工程と、前記多層グリーンシートに該多層グリーンシートを貫通する貫通穴と該貫通穴を包囲する円筒状電極とを形成するスルーホール形成工程と、前記多層グリーンシートの主面に複数条の分割溝を互いに直交する2方向に沿って格子状に形成する分割溝形成工程と、前記分割溝どうしの交叉部をその近傍に位置する前記円筒状電極の一部を含む所定領域に亘って前記多層グリーンシートの厚さ方向に打ち抜く交叉部除去工程と、前記分割溝形成工程および前記交叉部除去工程が終了した後に前記多層グリーンシートを焼成してセラミック集合基板となす焼成工程と、前記焼成工程後に前記セラミック集合基板を前記分割溝に沿って分割して多数のセラミック基板に個片化する分割工程とを備え、前記セラミック基板の隅部に、前記交叉部除去工程で形成された切欠きと、前記円筒状電極の残部で前記切欠きに臨出する平面視半円環状のスルーホール導体とが存するように構成した。
To achieve the above object, the method for producing a ceramic substrate according to the present invention, a multilayer compression bonding process to obtain a multi-layer green sheet by crimping by stacking a plurality of ceramic green sheets, multilayer on the multilayer green sheet A through-hole forming step of forming a through-hole penetrating the green sheet and a cylindrical electrode surrounding the through-hole, and a plurality of dividing grooves on the main surface of the multilayer green sheet along two directions perpendicular to each other A step of forming a dividing groove formed in a shape, and a crossing portion removal by punching in the thickness direction of the multilayer green sheet over a predetermined region including a part of the cylindrical electrode located in the vicinity of the crossing portion of the dividing grooves And firing the multilayer green sheet to form a ceramic aggregate substrate after completion of the process and the dividing groove forming process and the crossing part removing process. And a dividing step of dividing the ceramic aggregate substrate along the dividing grooves into pieces into a plurality of ceramic substrates after the firing step, and at the corner portion of the ceramic substrate in the crossing portion removing step. The formed notch and the semi-annular through-hole conductor in plan view that protrudes from the notch at the remaining part of the cylindrical electrode exist.

このように未焼成の多層グリーンシートの状態で格子状の分割溝の交叉部を所定領域に亘って打ち抜いておき、平面視半円環状のスルーホール導体(電極部)を該打ち抜き部に臨出させておけば、スルーホール導体が分割溝の交叉部の近傍にあっても、分割不良が懸念される部分を該打ち抜き部によって除去できるため、多層グリーンシートを焼成したセラミック集合基板を分割溝に沿って正しく分割することが可能となる。すなわち、スルーホール導体の電極材料の拡散に起因する機械的強度の低下で分割不良が懸念される部分を予め打ち抜いておけば、セラミック集合基板を所望形状のセラミック基板に個片化することができて、該打ち抜き部は切欠きとしてセラミック基板の隅部に存することになるので、スルーホール導体をセラミック基板の隅部に位置させても製造歩留まりが悪化しなくなる。   In this way, in the state of the unfired multilayer green sheet, the crossing portion of the lattice-shaped dividing groove is punched over a predetermined area, and a semicircular through-hole conductor (electrode portion) in plan view is exposed to the punched portion. If this is done, even if the through-hole conductor is in the vicinity of the crossing portion of the dividing groove, the portion where there is a possibility of division failure can be removed by the punched portion. It becomes possible to divide correctly along. In other words, the ceramic aggregate substrate can be singulated into a ceramic substrate of a desired shape by punching out in advance the parts that are likely to be broken due to a decrease in mechanical strength due to diffusion of the electrode material of the through-hole conductor. Thus, since the punched portion exists as a notch in the corner of the ceramic substrate, the manufacturing yield does not deteriorate even if the through-hole conductor is positioned in the corner of the ceramic substrate.

本発明の製造方法は、未焼成の多層グリーンシートの状態で格子状の分割溝の交叉部を所定領域に亘って打ち抜いておき、平面視半円環状のスルーホール導体を該打ち抜き部に臨出させるというものであり、スルーホール導体が分割溝の交叉部の近傍にあっても、分割不良が懸念される部分を該打ち抜き部によって除去することができるため、多層グリーンシートを焼成したセラミック集合基板を分割溝に沿って正しく分割することが可能となる。すなわち、スルーホール導体の電極材料の拡散に起因する機械的強度の低下で分割不良が懸念される部分を予め打ち抜いておけば、セラミック集合基板を所望形状のセラミック基板に個片化することができて、該打ち抜き部は切欠きとしてセラミック基板の隅部に存することになるので、スルーホール導体をセラミック基板の隅部に位置させても製造歩留まりが悪化しなくなる。   In the manufacturing method of the present invention, a cross-sectional portion of a grid-like divided groove is punched over a predetermined region in a state of an unfired multilayer green sheet, and a semi-circular through-hole conductor in plan view is exposed to the punched portion. Even if the through-hole conductor is in the vicinity of the crossing portion of the dividing groove, the portion where there is a possibility of division failure can be removed by the punched portion. Can be correctly divided along the dividing groove. In other words, the ceramic aggregate substrate can be singulated into a ceramic substrate of a desired shape by punching out in advance the parts that are likely to be broken due to a decrease in mechanical strength due to diffusion of the electrode material of the through-hole conductor. Thus, since the punched portion exists as a notch in the corner of the ceramic substrate, the manufacturing yield does not deteriorate even if the through-hole conductor is positioned in the corner of the ceramic substrate.

発明の実施の形態を図面を参照して説明すると、図1は本発明の実施形態例に係る電子回路モジュールの平面図、図2は該電子回路モジュールのセラミック基板の製造工程を示す説明図、図3は該セラミック基板に個片化する前のセラミック集合基板を示す平面図、図4は図3のA部拡大図、図5は該セラミック基板の隅部を示す要部斜視図、図6は該セラミック基板の隅部に対するシールドケースの脚片の取付構造を示す説明図、図7は該脚片の半田接合状態を示す要部断面図である。   FIG. 1 is a plan view of an electronic circuit module according to an embodiment of the present invention, and FIG. 2 is an explanatory view showing a manufacturing process of a ceramic substrate of the electronic circuit module. FIG. 3 is a plan view showing the ceramic aggregate substrate before being singulated into the ceramic substrate, FIG. 4 is an enlarged view of a portion A in FIG. 3, FIG. 5 is a perspective view of the main part showing the corner of the ceramic substrate, and FIG. FIG. 7 is an explanatory view showing a mounting structure of a leg piece of a shield case with respect to a corner portion of the ceramic substrate, and FIG.

図1に示す電子回路モジュールは、多層構造のセラミック基板1と、セラミック基板1の主面1aに実装された図示せぬチップ部品と、主面1aを覆うようにセラミック基板1に取り付けられた板金製のシールドケース2とによって主に構成されている。セラミック基板1には主面1aや内部の層間に図示せぬ配線導体やグラウンド導体等が形成されており、主面1aと層間や異なる層間どうしは図示せぬビアホール導体によって電気的に接続されている。このセラミック基板1は後述するセラミック集合基板(LTCC基板)14を分割して個片化されたものである。セラミック基板1は平面視略方形に形成されているが、四隅のうち対角位置にある2箇所の隅部には切欠き3が設けられている。つまり、主面1aの一方の対角線の両端部が板厚方向に除去されて切欠き3となっている。図5に示すように、この切欠き3は平面視C字形状(平面視半円環状)のスルーホール導体(電極部)4に包囲された貫通穴5と連通させてあるため、スルーホール導体4は切欠き3に臨出している。   The electronic circuit module shown in FIG. 1 includes a multilayer ceramic substrate 1, a chip component (not shown) mounted on the main surface 1a of the ceramic substrate 1, and a sheet metal attached to the ceramic substrate 1 so as to cover the main surface 1a. It is mainly composed of a shield case 2 made of metal. The ceramic substrate 1 is formed with a wiring conductor, a ground conductor, etc. (not shown) between the main surface 1a and the inner layers, and the main surface 1a is electrically connected to the layers and between different layers by a via hole conductor (not shown). Yes. The ceramic substrate 1 is obtained by dividing a ceramic aggregate substrate (LTCC substrate) 14 described later into individual pieces. The ceramic substrate 1 is formed in a substantially square shape in plan view, but notches 3 are provided at two corners at the diagonal positions among the four corners. That is, both end portions of one diagonal line of the main surface 1a are removed in the plate thickness direction to form the notches 3. As shown in FIG. 5, the notch 3 communicates with a through-hole 5 surrounded by a through-hole conductor (electrode part) 4 having a C-shape in plan view (semi-annular in plan view). 4 projects in the notch 3.

シールドケース2には四隅のうち対角位置にある2箇所に脚片21が設けられている。図7に示すように、この脚片21はセラミック基板1の貫通穴5内で半田6によってスルーホール導体4と接合されている。これにより、シールドケース2が主面1aの大部分を覆った状態でセラミック基板1に取り付けられるため、主面1a上のチップ部品等を電磁的にシールドすることができる。なお、シールドケース2の四隅全てに脚片21を設ける構成にしてもよく、その場合はセラミック基板1の四隅に切欠き3とスルーホール導体4を配設すればよい。   The shield case 2 is provided with leg pieces 21 at two diagonal positions among the four corners. As shown in FIG. 7, the leg piece 21 is joined to the through-hole conductor 4 by solder 6 in the through hole 5 of the ceramic substrate 1. Thereby, since the shield case 2 is attached to the ceramic substrate 1 in a state where most of the main surface 1a is covered, the chip components and the like on the main surface 1a can be electromagnetically shielded. Note that the leg pieces 21 may be provided at all four corners of the shield case 2, and in that case, the notches 3 and the through-hole conductors 4 may be disposed at the four corners of the ceramic substrate 1.

セラミック基板1の製造方法を図2と図3を用いて説明すると、まず、図2(a)に示すように、低温焼結セラミック材料を含むセラミックグリーンシート7を用意する。そして、このグリーンシート7のスルーホール形成箇所やビアホール形成箇所にそれぞれ所定の大きさの穴を穿設するが、その際、図2(b)に示すように、グリーンシート7のスルーホール形成箇所には前記貫通穴5よりも大径な下穴8を穿設する。次に、このグリーンシート7に対して、図示せぬ配線導体やグラウンド導体およびビアホール導体となる導電ペーストを印刷すると共に、図2(c)に示すように、スルーホール導体4となる導電ペースト9を印刷して下穴8に充填させる。   The manufacturing method of the ceramic substrate 1 will be described with reference to FIGS. 2 and 3. First, as shown in FIG. 2A, a ceramic green sheet 7 containing a low-temperature sintered ceramic material is prepared. Then, holes having predetermined sizes are formed in the through hole forming portions and via hole forming portions of the green sheet 7, respectively. At this time, as shown in FIG. 2 (b), the through hole forming portions of the green sheet 7 are formed. Is formed with a pilot hole 8 having a diameter larger than that of the through hole 5. Next, a conductive paste that becomes a wiring conductor, a ground conductor, and a via-hole conductor (not shown) is printed on the green sheet 7, and a conductive paste 9 that becomes a through-hole conductor 4 as shown in FIG. 2C. Is printed to fill the pilot hole 8.

次に、図2(d)に示すように、複数枚のセラミックグリーンシート7を積層して圧着することにより多層グリーンシート10を形成するが、その際、各グリーンシート7はスルーホール形成箇所やビアホール形成箇所が合致するように位置合わせされる。次に、図2(e)に示すように、この多層グリーンシート10のスルーホール形成箇所に貫通穴5を穿設して未焼成の円筒状電極9aを形成する。すなわち、下穴8に充填されている導電ペースト9の中央部に該下穴8よりも小径な貫通穴5を穿設することにより、貫通穴5を包囲する円筒状電極9aを得る。   Next, as shown in FIG. 2 (d), a multilayer green sheet 10 is formed by laminating a plurality of ceramic green sheets 7 and press-bonding them. Alignment is made so that the via hole formation location matches. Next, as shown in FIG. 2 (e), the through hole 5 is formed in the through hole forming portion of the multilayer green sheet 10 to form an unfired cylindrical electrode 9a. That is, the cylindrical electrode 9 a surrounding the through hole 5 is obtained by drilling the through hole 5 having a diameter smaller than that of the lower hole 8 at the center of the conductive paste 9 filled in the lower hole 8.

この後、円筒状電極9aを非円筒形状のスルーホール導体4となすために、多数の抜き穴11を多層グリーンシート10の所定領域に穿設する。これら抜き穴11は、次なる分割溝形成工程で多層グリーンシート10の主面10aに形成される分割溝12,13(図3参照)の交叉部に相当する領域を打ち抜くことによって形成したものである。つまり、これら抜き穴11を形成した後に、多層グリーンシート10の主面10aにV溝形状の分割溝12,13が互いに直交する2方向に沿って格子状に形成されることにより、該主面10aが各セラミック基板1に対応する多数の小区画に仕切られるが、分割溝12,13の交叉部には予め抜き穴11が形成されているので、各小区画の形状は隅部の2箇所が切り欠かれた略方形となる。また、抜き穴11によって未焼成の円筒状電極9aは周方向に約1/4打ち抜かれて、平面視C字形状の未焼成のスルーホール導体4となり、隣接する小区画のスルーホール導体4どうしが共通の抜き穴11を介して対向する(図4参照)。なお、本実施形態例では、抜き穴11を形成した後に分割溝形成工程を行っているが、分割溝形成工程後に抜き穴11を形成してもよい。   Thereafter, in order to make the cylindrical electrode 9 a a non-cylindrical through-hole conductor 4, a number of punched holes 11 are formed in a predetermined region of the multilayer green sheet 10. These punched holes 11 are formed by punching out regions corresponding to the intersections of the divided grooves 12 and 13 (see FIG. 3) formed in the main surface 10a of the multilayer green sheet 10 in the next divided groove forming step. is there. That is, after forming these punched holes 11, the V-shaped divided grooves 12 and 13 are formed in a lattice shape along two directions orthogonal to each other on the main surface 10 a of the multilayer green sheet 10, thereby 10a is divided into a large number of small sections corresponding to the respective ceramic substrates 1, but since the punched holes 11 are formed in advance at the intersections of the dividing grooves 12 and 13, the shape of each small section has two corners. It becomes a nearly square shape with a notch. Further, the unfired cylindrical electrode 9a is punched by about 1/4 in the circumferential direction by the punched hole 11, and becomes a non-fired through-hole conductor 4 having a C-shape in plan view. Are opposed to each other through a common punched hole 11 (see FIG. 4). In the present embodiment, the divided groove forming step is performed after the punched hole 11 is formed. However, the punched hole 11 may be formed after the divided groove forming step.

次に、図3に示すように、多層グリーンシート10を低温焼成してセラミック集合基板(LTCC基板)14となす。そして、このセラミック集合基板14の主面14aの各小区画に図示せぬチップ部品を実装した後、貫通穴5に挿入した脚片21をスルーホール導体4に半田接合させることによって各小区画にシールドケース2を取り付ける。しかる後、セラミック集合基板14を分割溝12,13に沿って分割して多数のセラミック基板1に個片化することにより、図1に示すような電子回路モジュールが一括して多数個取りできる。   Next, as shown in FIG. 3, the multilayer green sheet 10 is fired at a low temperature to form a ceramic aggregate substrate (LTCC substrate) 14. Then, after mounting chip parts (not shown) on each small section of the main surface 14 a of the ceramic aggregate substrate 14, the leg pieces 21 inserted into the through holes 5 are soldered to the through-hole conductors 4 to each small section. Install the shield case 2. Thereafter, the ceramic aggregate substrate 14 is divided along the dividing grooves 12 and 13 and separated into a large number of ceramic substrates 1, whereby a large number of electronic circuit modules as shown in FIG.

このように本実施形態例に係るセラミック基板1の製造方法では、未焼成の多層グリーンシート10の状態で格子状の分割溝12,13の交叉部を円筒状電極9aの一部を含む所定領域に亘って打ち抜き、その抜き穴11に平面視C字形状(平面視半円環状)のスルーホール導体4(円筒状電極9aの残部)が臨出するようにしてある。したがって、小型化を促進するためにシールドケース2の脚片21が半田接合されるスルーホール導体4をセラミック基板1の隅部に位置させても、分割不良が懸念される部分を抜き穴11によって予め除去できるため、焼成後のセラミック集合基板14を分割溝12,13に沿って正しく分割することができ、製造歩留まりが悪化しなくなる。すなわち、スルーホール導体14の電極材料の拡散に起因する機械的強度の低下によって分割不良が懸念される部分を、予め抜き穴11によって除去しておけば、セラミック集合基板14を所望形状のセラミック基板1に個片化することができて、抜き穴11は切欠き3としてセラミック基板1の隅部に存することになる。   As described above, in the method for manufacturing the ceramic substrate 1 according to the present embodiment, the intersection of the lattice-shaped dividing grooves 12 and 13 in the state of the unfired multilayer green sheet 10 is a predetermined region including a part of the cylindrical electrode 9a. The through-hole conductor 4 (remaining part of the cylindrical electrode 9a) having a C-shape in plan view (semi-annular in plan view) is exposed to the punched hole 11. Therefore, even if the through-hole conductor 4 to which the leg piece 21 of the shield case 2 is solder-bonded is positioned at the corner portion of the ceramic substrate 1 in order to promote downsizing, a portion where there is a risk of division failure is formed by the punch hole 11. Since it can be removed in advance, the fired ceramic aggregate substrate 14 can be correctly divided along the dividing grooves 12 and 13, and the manufacturing yield is not deteriorated. In other words, if the portion of the through-hole conductor 14 that is likely to be divided due to a decrease in mechanical strength due to the diffusion of the electrode material is removed in advance by the punched holes 11, the ceramic aggregate substrate 14 is formed into a ceramic substrate having a desired shape. 1, and the punched hole 11 exists as a notch 3 in the corner of the ceramic substrate 1.

また、本実施形態例に係る電子回路モジュールは、シールドケース2の脚片21がセラミック基板1の隅部に取り付けられているため、主面1a上のほぼ全領域をシールドケース2で覆うことができて小型化に好適である。しかも、セラミック基板1の隅部に設けた切欠き3に平面視C字形状(平面視半円環状)のスルーホール導体4を臨出させるという構成にしてあるので、上記の如くセラミック基板1の製造過程で分割不良を招来する虞はなく、それゆえ良好な歩留まりで製造できる。   Moreover, since the leg piece 21 of the shield case 2 is attached to the corner of the ceramic substrate 1, the electronic circuit module according to this embodiment can cover almost the entire area on the main surface 1a with the shield case 2. This is suitable for downsizing. In addition, since the through-hole conductor 4 having a C-shape in plan view (semi-annular shape in plan view) is projected from the notch 3 provided at the corner of the ceramic substrate 1, the ceramic substrate 1 has a structure as described above. There is no possibility of causing a division failure in the manufacturing process, and therefore it can be manufactured with a good yield.

なお、多層グリーンシート10の分割溝12,13の交叉部に穿設する抜き穴11の形状は上記実施形態例に限定されるものではなく、例えば図8に示すような六角形状の抜き穴11や、図9に示すような楕円形状の抜き穴11であってもよい。   It should be noted that the shape of the punched holes 11 formed in the intersections of the divided grooves 12 and 13 of the multilayer green sheet 10 is not limited to the above-described embodiment, and for example, hexagonal punched holes 11 as shown in FIG. Or the elliptical hole 11 as shown in FIG. 9 may be sufficient.

本発明の実施形態例に係る電子回路モジュールの平面図である。It is a top view of the electronic circuit module which concerns on the example embodiment of this invention. 該電子回路モジュールのセラミック基板の製造工程を示す説明図である。It is explanatory drawing which shows the manufacturing process of the ceramic substrate of this electronic circuit module. 該セラミック基板に個片化する前のセラミック集合基板を示す平面図である。It is a top view which shows the ceramic assembly board | substrate before dividing | segmenting into this ceramic substrate. 図3のA部拡大図である。It is the A section enlarged view of FIG. 該セラミック基板の隅部を示す要部斜視図である。It is a principal part perspective view which shows the corner part of this ceramic substrate. 該セラミック基板の隅部に対するシールドケースの脚片の取付構造を示す説明図である。It is explanatory drawing which shows the attachment structure of the leg piece of the shield case with respect to the corner | angular part of this ceramic substrate. 該脚片の半田接合状態を示す要部断面図である。It is principal part sectional drawing which shows the solder joint state of this leg piece. 抜き穴の変形例を示す要部拡大図である。It is a principal part enlarged view which shows the modification of a punch hole. 抜き穴の変形例を示す要部拡大図である。It is a principal part enlarged view which shows the modification of a punch hole.

符号の説明Explanation of symbols

1 セラミック基板
1a,10a,14a 主面
2 シールドケース
3 切欠き
4 スルーホール導体(電極部)
5 貫通穴
7 セラミックグリーンシート
9 導電ペースト
9a 円筒状電極
10 多層グリーンシート
11 抜き穴
12,13 分割溝
14 セラミック集合基板
21 脚片
DESCRIPTION OF SYMBOLS 1 Ceramic substrate 1a, 10a, 14a Main surface 2 Shield case 3 Notch 4 Through-hole conductor (electrode part)
DESCRIPTION OF SYMBOLS 5 Through-hole 7 Ceramic green sheet 9 Conductive paste 9a Cylindrical electrode 10 Multilayer green sheet 11 Punched hole 12,13 Dividing groove 14 Ceramic assembly board 21 Leg piece

Claims (1)

複数枚のセラミックグリーンシートを積層して圧着することにより多層グリーンシートを得る積層圧着工程と、
前記多層グリーンシートに該多層グリーンシートを貫通する貫通穴と該貫通穴を包囲する円筒状電極とを形成するスルーホール形成工程と、
前記多層グリーンシートの主面に複数条の分割溝を互いに直交する2方向に沿って格子状に形成する分割溝形成工程と、
前記分割溝どうしの交叉部をその近傍に位置する前記円筒状電極の一部を含む所定領域に亘って前記多層グリーンシートの厚さ方向に打ち抜く交叉部除去工程と、
前記分割溝形成工程および前記交叉部除去工程が終了した後に前記多層グリーンシートを焼成してセラミック集合基板となす焼成工程と、
前記焼成工程後に前記セラミック集合基板を前記分割溝に沿って分割して多数のセラミック基板に個片化する分割工程とを備え、
前記セラミック基板の隅部に、前記交叉部除去工程で形成された切欠きと、前記円筒状電極の残部で前記切欠きに臨出する平面視半円環状のスルーホール導体とが存するようにしたことを特徴とするセラミック基板の製造方法
A lamination pressure bonding step of obtaining a multilayer green sheet by laminating and pressure bonding a plurality of ceramic green sheets; and
A through hole forming step of forming a through hole penetrating the multilayer green sheet and a cylindrical electrode surrounding the through hole in the multilayer green sheet;
A dividing groove forming step of forming a plurality of dividing grooves in a lattice shape along two directions orthogonal to each other on the main surface of the multilayer green sheet;
A crossing portion removing step of punching in the thickness direction of the multilayer green sheet over a predetermined region including a part of the cylindrical electrode located in the vicinity of the crossing portion of the divided grooves;
A firing step in which the multilayer green sheet is fired to form a ceramic aggregate substrate after the split groove forming step and the crossing portion removing step are completed;
A division step of dividing the ceramic aggregate substrate along the division grooves after the firing step into individual ceramic substrates,
At the corner of the ceramic substrate, there is a notch formed in the crossing part removing step and a semicircular through-hole conductor in plan view that protrudes from the notch at the remaining part of the cylindrical electrode. A method for manufacturing a ceramic substrate .
JP2006227990A 2006-08-24 2006-08-24 Manufacturing method of ceramic substrate Expired - Fee Related JP4677382B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006227990A JP4677382B2 (en) 2006-08-24 2006-08-24 Manufacturing method of ceramic substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006227990A JP4677382B2 (en) 2006-08-24 2006-08-24 Manufacturing method of ceramic substrate

Publications (2)

Publication Number Publication Date
JP2008053442A JP2008053442A (en) 2008-03-06
JP4677382B2 true JP4677382B2 (en) 2011-04-27

Family

ID=39237209

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006227990A Expired - Fee Related JP4677382B2 (en) 2006-08-24 2006-08-24 Manufacturing method of ceramic substrate

Country Status (1)

Country Link
JP (1) JP4677382B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109899723A (en) * 2019-03-21 2019-06-18 苏州源泽光电科技集团有限公司 A kind of ceramic heat-dissipating LED downlight

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294899A (en) * 1999-04-02 2000-10-20 Murata Mfg Co Ltd Mother board, child board and its manufacture
JP2002299782A (en) * 2001-03-30 2002-10-11 Kyocera Corp Circuit board
JP2004335966A (en) * 2003-05-12 2004-11-25 Alps Electric Co Ltd Manufacturing method for electronic circuit unit
JP2005294697A (en) * 2004-04-02 2005-10-20 Kyocera Corp Electronic part and manufacturing method thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000294899A (en) * 1999-04-02 2000-10-20 Murata Mfg Co Ltd Mother board, child board and its manufacture
JP2002299782A (en) * 2001-03-30 2002-10-11 Kyocera Corp Circuit board
JP2004335966A (en) * 2003-05-12 2004-11-25 Alps Electric Co Ltd Manufacturing method for electronic circuit unit
JP2005294697A (en) * 2004-04-02 2005-10-20 Kyocera Corp Electronic part and manufacturing method thereof

Also Published As

Publication number Publication date
JP2008053442A (en) 2008-03-06

Similar Documents

Publication Publication Date Title
CN102159026B (en) Flex-rigid wiring board and method for manufacturing same
JP2005072095A (en) Electronic circuit unit and manufacturing method therefor
WO2012046829A1 (en) Substrate with built-in component, and method for producing said substrate
KR101103301B1 (en) A build-up printed circuit board with odd-layer and Manufacturing method of the same
JP2006324568A (en) Multilayer module and its manufacturing method
KR20060110331A (en) Composite ceramic substrate
JP2001267453A (en) Laminated ceramic electronic component, method of manufacturing the same, and electronic device
US9480172B2 (en) Method for producing a printed circuit board consisting of at least two printed circuit board regions, and printed circuit board
JP4265607B2 (en) Laminated electronic component and mounting structure of laminated electronic component
JPWO2007060788A1 (en) Manufacturing method of multilayer ceramic substrate
JP2009267421A (en) Circuit board and circuit module
JP2007042706A (en) Component built-in wiring board
WO2014185438A1 (en) Method for producing multilayer substrate with built-in component, and multilayer substrate with built-in component
EP2019577A1 (en) Multilayer module with case
JP4965237B2 (en) Wiring board built-in capacitor and wiring board
EP1950806A1 (en) Interposer with built-in passive part
JP2001251024A (en) Multilayer aggregation substrate and method for manufacturing multilayer ceramic part
JP4677382B2 (en) Manufacturing method of ceramic substrate
TWI599290B (en) Printed circuit board with embeded electronic component and method for manufacturing same
JP2007049099A (en) Ceramic electronic component and its manufacturing method
JP4677383B2 (en) Manufacturing method of ceramic substrate
JP2008124071A (en) Electronic circuit module, and manufacturing method thereof
JP4550774B2 (en) Wiring board built-in capacitor, wiring board, laminated body, capacitor assembly, wiring board built-in capacitor manufacturing method
JP2004056115A (en) Multilayer wiring board
JP2008294206A (en) Electronic component, screen printing plate, and manufacturing method of electronic component using screen printing plate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080828

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101109

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101215

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110118

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110131

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140204

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees