JP4542763B2 - Wiring board for IC inspection and its manufacturing method - Google Patents

Wiring board for IC inspection and its manufacturing method Download PDF

Info

Publication number
JP4542763B2
JP4542763B2 JP2003359648A JP2003359648A JP4542763B2 JP 4542763 B2 JP4542763 B2 JP 4542763B2 JP 2003359648 A JP2003359648 A JP 2003359648A JP 2003359648 A JP2003359648 A JP 2003359648A JP 4542763 B2 JP4542763 B2 JP 4542763B2
Authority
JP
Japan
Prior art keywords
wiring board
group
receiving
substrate
socket
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003359648A
Other languages
Japanese (ja)
Other versions
JP2005121604A (en
Inventor
真史 大熊
悦四 鈴木
和夫 池永
洋 大平
Original Assignee
テセラ・インターコネクト・マテリアルズ,インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by テセラ・インターコネクト・マテリアルズ,インコーポレイテッド filed Critical テセラ・インターコネクト・マテリアルズ,インコーポレイテッド
Priority to JP2003359648A priority Critical patent/JP4542763B2/en
Publication of JP2005121604A publication Critical patent/JP2005121604A/en
Application granted granted Critical
Publication of JP4542763B2 publication Critical patent/JP4542763B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Connecting Device With Holders (AREA)

Description

本発明は配線基板にIC受容壁を具有せしめたIC検査用配線基板とその製造法に関する。   The present invention relates to an IC inspection wiring board in which an IC receiving wall is provided on the wiring board and a method for manufacturing the same.

従来よりソケット基板に打ち抜きコンタクトを植装し、該コンタクトを介しICと検査用配線回路基板との接続を図る検査用ICソケットが多用されていたが、近年ICの電極の高密度化(極小ピッチ化)に対応するため、上記打ち抜きコンタクトに代え、IC接触用電極の極小ピッチ化が比較的容易な配線基板をソケット基板に組み付け、同配線基板を接続媒体としたICソケットが既知である。   Conventionally, inspection IC sockets have been widely used in which a socket contact is implanted in a socket substrate and the IC is connected to the inspection printed circuit board through the contact. Recently, however, the density of IC electrodes has been increased (minimum pitch). In order to cope with this, an IC socket is known in which a wiring board in which the pitch of the IC contact electrodes is relatively easy is assembled to a socket board and the wiring board is used as a connection medium instead of the punching contact.

上記ICソケットはIC受容部を有するソケット基板を絶縁材にて一体成形し、このソケット基板に上記配線基板を螺子等にて組み付け、該組み付けにより配線基板が具有するIC接触用電極群をIC受容部内に配置せしめるようにしている。   In the IC socket, a socket substrate having an IC receiving portion is integrally formed with an insulating material, and the wiring substrate is assembled to the socket substrate with a screw or the like, and the IC contact electrode group included in the wiring substrate is received by the assembly. It is arranged in the department.

このようなICソケットの多くは上記ソケット基板の一端にIC押さえカバーを開閉可に軸支し、上記ソケット基板のIC受容部にICを収容した後、上記IC押さえカバーをソケット基板に閉合することにより上記ICを押圧し、該ICの下面に配置された電極群をソケット基板に組み付けた配線基板のIC接触用電極群に加圧接触せしめる構成が一般に採られている。   In many of such IC sockets, an IC pressing cover is pivotally supported at one end of the socket substrate so that the IC pressing cover can be opened and closed. After the IC is received in the IC receiving portion of the socket substrate, the IC pressing cover is closed to the socket substrate. In general, a configuration is adopted in which the IC is pressed and the electrode group disposed on the lower surface of the IC is brought into pressure contact with the electrode contact electrode group of the wiring board assembled to the socket substrate.

上記のように従来のICソケットにおいては、配線基板を外部装置との接触手段として用いる場合、該配線基板をソケット基板に螺子等により組み付け、該組み付けにより配線基板が具有するIC接触用電極群をIC受容部内に配置せしめるようにしているが、螺子等による組み付け構造では、両者の製作誤差等によるIC受容壁とIC接触用電極群間、即ちIC受容壁で画成されたIC受容部内に装填されるICの電極群と配線基板のIC接触用電極群間にずれを生じがちであり、僅かなずれで高密度に配置されたIC電極群とIC接触用電極群との適正な接触を得難くなり、ICの電極の高密度化に適切に対応できない問題点を内在している。   As described above, in the conventional IC socket, when the wiring board is used as a contact means with an external device, the wiring board is assembled to the socket board with screws or the like, and the IC contact electrode group possessed by the wiring board is assembled by the assembly. Although it is arranged in the IC receiving part, in the assembly structure using screws or the like, the IC receiving wall is loaded between the IC receiving wall and the IC contact electrode group due to manufacturing errors between them, that is, in the IC receiving part defined by the IC receiving wall. The electrode group of the IC and the IC contact electrode group of the wiring board tend to be displaced, and a proper contact between the IC electrode group arranged at high density and the IC contact electrode group is obtained with a slight displacement. There is a problem that it becomes difficult to properly cope with the increase in the density of the electrodes of the IC.

又IC受容壁の短期摩耗によりソケット全体を廃棄せねばならず、非経済的である。又はIC接触用電極の異物付着や損耗による接触機能劣化により配線基板を交換する場合に、ソケット基板に対し配線基板を正確に位置決めしつつ組み付ける作業に多大な時間を要する。   Also, the entire socket must be discarded due to short-term wear of the IC receiving wall, which is uneconomical. Alternatively, when replacing the wiring board due to contact function deterioration due to foreign matter adhesion or wear of the IC contact electrode, it takes a lot of time to assemble the wiring board while accurately positioning the wiring board with respect to the socket board.

現状では、ICソケットの製造メーカーと配線基板の製造メーカーが異なり、別々のメーカーから両者を入手し、両者を組み付けてICソケットを完成することが普通に行われており、これが上記問題を招来する原因となっているとも言える。   At present, IC socket manufacturers and wiring board manufacturers are different, and it is common practice to obtain both from different manufacturers and assemble them together to complete the IC socket, which leads to the above problems It can be said that it is the cause.

本発明は上記問題を解消するIC検査用配線基板の製造法を提供することを目的としている。本発明においては、IC検査用配線基板は開放型のIC受容壁成形用開放型部を配線基板で閉鎖し、該配線基板による閉鎖により形成されたIC受容壁成形用腔部内に流動絶縁材を充填し、配線基板上にIC受容壁を成形することによって製造され、製造が極めて容易である。 An object of the present invention is to provide a method of manufacturing a wiring board for IC inspection that solves the above problems. In the present invention, the IC inspection wiring board has an open type IC receiving wall molding open mold part closed with the wiring board, and a fluid insulating material is placed in the IC receiving wall molding cavity formed by the closure by the wiring board. Manufactured by filling and molding an IC receiving wall on a wiring board, and is very easy to manufacture.

上記製造法において、上記開放型のIC受容部成形用型部の下面に設けた位置決め孔内に配線基板の上面に設けた位置決め突起を受容して、配線基板が有するIC接触用電極群と上記IC受容壁成形用腔部で成形されるIC受容壁との相対位置を設定する。   In the above manufacturing method, the positioning projection provided on the upper surface of the wiring board is received in the positioning hole provided on the lower surface of the open-type IC receiving part molding die, and the IC contact electrode group included in the wiring board and the above-mentioned A relative position with respect to the IC receiving wall formed in the IC receiving wall forming cavity is set.

上記配線基板は絶縁材から成るリジット基板又はフレキシブル基板(フィルム製基板)によって形成される。   The wiring substrate is formed of a rigid substrate made of an insulating material or a flexible substrate (film substrate).

以下本発明を実施するための最良の形態を図1乃至図6に基づいて説明する。   The best mode for carrying out the present invention will be described below with reference to FIGS.

図1、図2は上記IC検査用配線基板を形成するために用意された方形の配線基板1を例示しており、図示のように、該配線基板1はその上面中央部領域に微小ピッチで配置されたIC接触用電極2群を有すると共に、同下面に拡大ピッチで配置された外部装置接触用電極3群を有し、配線基板1の上面には上記IC接触用電極2群と上記外部装置接触用電極3群間を個々に接続するためのリード4群を有する。   1 and 2 exemplify a rectangular wiring substrate 1 prepared for forming the above-described IC inspection wiring substrate. As shown in the drawing, the wiring substrate 1 has a fine pitch in the central region of the upper surface. In addition to having two IC contact electrodes arranged on the lower surface, there are three groups of external device contact electrodes arranged on the lower surface of the IC contact electrode. There are four groups of leads for individually connecting the three groups of device contact electrodes.

即ち図3の下段に示すように、上記リード4群の内端に上記IC接触用電極2群(バンプ群)を夫々形成し、同外端側に上記外部装置接触用電極3群を夫々形成し、図3の上段に示すように、上記リード4群を内端から外端へ向けピッチを拡大して並列状に配し、IC接触用電極2群に対する外部装置接触用電極3群のピッチ拡大を図る。上記リード4群は必要に応じ、絶縁材によりカバーコートされる。   That is, as shown in the lower part of FIG. 3, the IC contact electrodes 2 groups (bump groups) are formed at the inner ends of the lead 4 groups, respectively, and the external device contact electrodes 3 groups are formed at the outer ends. As shown in the upper part of FIG. 3, the lead 4 group is arranged in parallel with the pitch being increased from the inner end to the outer end, and the pitch of the external device contact electrode 3 group with respect to the IC contact electrode 2 group is increased. Expand. The leads 4 are covered with an insulating material as necessary.

上記リード4群の外端と外部装置接触用電極3群間は配線基板1を貫通する接続導体5により接続する。又は上記リード4群を配線基板1の下面に配し、該リード4群の内端とIC接触用電極2群間を配線基板1を貫通する接続導体5により接続する。   The outer end of the lead 4 group and the external device contact electrode 3 group are connected by a connection conductor 5 penetrating the wiring board 1. Alternatively, the lead 4 group is arranged on the lower surface of the wiring board 1, and the inner end of the lead 4 group and the IC contact electrode 2 group are connected by a connection conductor 5 penetrating the wiring board 1.

又は同配線基板1として多層基板を用い、基板1の上面に延在されたリード4群の外端と外部装置接触用電極3群とは多層基板の内部配線(層間接続用配線)を介して接続する。又は上記リード4群を配線基板1の下面に配し、該リード4群の内端とIC接触用電極2群間を多層基板の内部配線を介して接続する。   Alternatively, a multilayer substrate is used as the wiring substrate 1, and the outer ends of the lead 4 groups extending on the upper surface of the substrate 1 and the external device contact electrodes 3 group are connected via the internal wiring (interlayer connection wiring) of the multilayer substrate. Connecting. Alternatively, the lead 4 group is arranged on the lower surface of the wiring board 1 and the inner end of the lead 4 group and the IC contact electrode 2 group are connected via the internal wiring of the multilayer board.

この場合、リード4群を設けず、IC接触用電極2群を上記層間接続用配線を介して外部装置接触用電極3群に接続できる。   In this case, the IC contact electrode group 2 can be connected to the external device contact electrode group 3 via the interlayer connection wiring without providing the lead 4 group.

上記IC接触用電極2群と外部装置接触用電極3群とリード4群を有する配線基板1は、リジット基板又はフレキシブル基板の表面に層着された銅箔の如き導電金属箔に既知のエッチングを施す方法或いはメッキにより配線やバンプを形成するアディティブ方法によって容易に製造でき、これら2,3,4のピッチの縮小、拡大が容易である。即ち配線基板1は従来の回路配線基板製造技術やバンプ形成技術により容易に製造可能である。   The wiring substrate 1 having the IC contact electrode 2 group, the external device contact electrode 3 group, and the lead 4 group is formed by etching a conductive metal foil such as a copper foil layered on the surface of a rigid substrate or a flexible substrate. It can be easily manufactured by an applying method or an additive method of forming wirings and bumps by plating, and the pitches of these 2, 3, and 4 can be easily reduced and expanded. That is, the wiring board 1 can be easily manufactured by a conventional circuit wiring board manufacturing technique or bump forming technique.

上記IC接触用電極2群と外部装置接触用電極3群を有する配線基板1、又はこれら電極2,3群とリード4群を有する配線基板1を用意し、図4に示すように、IC受容壁8の成形型として開放型6と閉鎖型9とを用意し、開放型6のIC受容壁成形用開放型部7を配線基板1で閉鎖し、該閉鎖により形成されたIC受容壁成形用腔部7′内に流動合成樹脂に代表される流動絶縁材を充填し、配線基板1上にIC受容壁8を成形する。   A wiring board 1 having the above-mentioned IC contact electrodes 2 group and external device contact electrodes 3 group or a wiring board 1 having these electrodes 2 and 3 groups and leads 4 group is prepared. As shown in FIG. An open mold 6 and a closed mold 9 are prepared as molds for the wall 8, the open mold part 7 for forming the IC receiving wall of the open mold 6 is closed with the wiring board 1, and the IC receiving wall is formed by the closing. The cavity 7 ′ is filled with a fluid insulating material typified by fluid synthetic resin, and the IC receiving wall 8 is formed on the wiring board 1.

詳述すると、閉鎖型(配線基板支持型)9の平坦な上面に上記配線基板1の下面を支持する。即ち閉鎖型9の上面に配線基板1の下面を外部装置接触用電極3群を以って支持する。   More specifically, the lower surface of the wiring board 1 is supported on the flat upper surface of the closed mold (wiring board support mold) 9. That is, the lower surface of the wiring board 1 is supported on the upper surface of the closed mold 9 by the external device contact electrodes 3 group.

他方下面において開放せるIC受容壁成形用開放型部7を持った開放型6を用意し、該開放型6と閉鎖型9を型締めし、開放型6の周縁部下面、即ちIC受容壁成形用開放型部7の外周域に形成した第1シール部10を閉鎖型9の周縁部上面に密接する。   An open mold 6 having an open mold portion 7 for forming an IC receiving wall that can be opened on the other lower surface is prepared, the open mold 6 and the closed mold 9 are clamped, and the lower surface of the peripheral edge of the open mold 6, that is, an IC receiving wall molding. The first seal portion 10 formed in the outer peripheral area of the open mold portion 7 is brought into close contact with the upper surface of the peripheral edge portion of the closed mold 9.

即ち第1シール部10の下面を配線基板1の外周部領域で閉鎖型9の周縁部上面に密接すると共に、上記配線基板1で上記開放型部7の下部開放面を閉鎖し、方形環状に連通するIC受容壁成形用腔部7′を形成する。   That is, the lower surface of the first seal part 10 is brought into close contact with the upper surface of the peripheral edge of the closed mold 9 in the outer peripheral area of the wiring board 1, and the lower open surface of the open mold part 7 is closed with the wiring board 1 to form a rectangular ring shape. The IC receiving wall forming cavity 7 'is formed in communication.

同時に上記開放型6の下面中央部に形成したIC受容部成形用型部11の下面を上記配線基板1の上面中央部に密接し、IC接触用電極2群を配した領域を覆い、IC受容壁成形用腔部7′から遮断する。   At the same time, the lower surface of the IC receiving portion molding die 11 formed at the center of the lower surface of the open die 6 is brought into close contact with the upper surface of the wiring substrate 1, covering the region where the IC contact electrodes 2 are arranged, and receiving the IC. Shut off from the wall forming cavity 7 '.

上記IC受容部成形用型部11はその下面に、配線基板1のIC接触用電極2群(バンプ群)を収容する電極受容部12を有する。   The IC receiving part molding die 11 has an electrode receiving part 12 for receiving the IC contact electrodes 2 group (bump group) of the wiring board 1 on the lower surface thereof.

又上記IC受容部成形用型部11の下面には、即ち電極受容部12の外周域には位置決め孔13を設け、他方配線基板1の上面には、即ちIC接触用電極2群を配した領域の外周域には位置決め突起14を設け、該位置決め突起14を上記位置決め孔13内に嵌合し、よって開放型6に対する配線基板1の相対位置決めを図る。   Further, a positioning hole 13 is provided on the lower surface of the IC receiving portion molding die 11, that is, on the outer peripheral area of the electrode receiving portion 12, and on the other hand, an IC contact electrode group 2 is provided on the upper surface of the wiring substrate 1. Positioning projections 14 are provided in the outer peripheral area of the region, and the positioning projections 14 are fitted into the positioning holes 13 so that the wiring substrate 1 is positioned relative to the open mold 6.

IC接触用電極2群を配置する領域の直近において上記位置決めを図ることにより、換言するとIC受容部成用型部11の下面周縁部で上記位置決めを図ることにより、IC接触用電極2群とIC受容壁8の相対位置を高精度に位置決めする。   The positioning of the IC contact electrode 2 group and the IC can be performed by positioning at the periphery of the lower surface of the IC receiving portion forming mold portion 11 in the immediate vicinity of the region where the IC contact electrode 2 group is disposed. The relative position of the receiving wall 8 is positioned with high accuracy.

又IC受容壁成形用開放型部7の周縁部下面には上記第1シール部10の内側に位置して第2シール部15を形成し、即ち開放型6の閉鎖型9に対する外周密接面の内側に連続して低位の第2シール部15を形成し、該第2シール部15により配線基板1の周縁部上面を押圧し、配線基板1の周縁部上面を開放型6の該第2シール部15と閉鎖型9との間で挟持すると共に、上記IC受容部成型用型部11の下面と閉鎖型9との間で配線基板1を挟持する。   Further, a second seal portion 15 is formed on the inner peripheral surface of the first seal portion 10 on the lower surface of the peripheral portion of the open mold portion 7 for forming the IC receiving wall. A lower second seal portion 15 is formed continuously inside, the upper surface of the peripheral portion of the wiring board 1 is pressed by the second seal portion 15, and the upper surface of the peripheral portion of the wiring substrate 1 is pressed against the second seal of the open mold 6. The wiring substrate 1 is sandwiched between the lower surface of the IC receiving portion molding die 11 and the closing die 9 while being sandwiched between the portion 15 and the closing die 9.

よって上記開放型6のIC受容壁成形用開放型部7を配線基板1で閉鎖し、該配線基板1による閉鎖により形成されたIC受容壁成形用腔部7´内に流動絶縁材を充填し、硬化を待って脱型する。よって配線基板1と一体モールドした、図5に示す配線基板1上にIC受容壁8を成形したIC検査用配線基板を得る。
上記IC受容壁は流動合成樹脂に代表される流動絶縁材を配線基板の上面における成形硬化によって配線基板の上面に一体に結合し、該IC受容壁によって画成されたIC受容部内に上記配線基板が具有するIC接触用電極群が配置された構成にする。
上記IC検査用配線基板はそれ自身を既知のICソケットと同様の検査手段として機能させることができる。又は最も有用な態様として、上記IC検査用配線基板をICソケットの構造要素として用いて同ソケットを構成する。即ち上記配線基板上において一体成形したIC受容壁を持つ検査用配線基板をソケット基板に組み付け、ICソケットを構成する。
上記何れの例においても、配線基板の所定の位置にIC受容壁を一体成形したIC検査用配線基板により、IC受容壁により画成されたIC受容部内の所定の位置に、配線基板が具有するIC接触用電極群を配置することができ、該IC受容部内に収容されたICの電極と配線基板のIC接触用電極との高精度の対応が図れる。
上記IC検査用配線基板は配線基板メーカーによって製造された配線基板上に、ソケットメーカー或いは配線基板メーカーにおいてIC受容壁を一体成形することにより容易に対応可能である。
Therefore, the open mold part 7 for forming the IC receiving wall of the open mold 6 is closed by the wiring board 1, and the fluid receiving material is filled in the cavity part 7 ′ for forming the IC receiving wall formed by the closing by the wiring board 1. Then, demold after waiting for curing. Therefore, an IC inspection wiring board in which the IC receiving wall 8 is formed on the wiring board 1 shown in FIG.
The IC receiving wall is formed by integrally bonding a fluid insulating material typified by a fluid synthetic resin to the upper surface of the wiring substrate by molding and curing on the upper surface of the wiring substrate, and the wiring substrate is formed in the IC receiving portion defined by the IC receiving wall. It is set as the structure by which the electrode group for IC contact which has is arranged.
The IC inspection wiring board can function as inspection means similar to a known IC socket. Alternatively, as the most useful aspect, the socket is configured using the IC inspection wiring board as a structural element of the IC socket. That is, an inspection wiring board having an IC receiving wall integrally formed on the wiring board is assembled to the socket board to constitute an IC socket.
In any of the above examples, the wiring board is provided at a predetermined position in the IC receiving portion defined by the IC receiving wall by the IC inspection wiring board integrally formed with the IC receiving wall at the predetermined position of the wiring board. An IC contact electrode group can be arranged, and a highly accurate correspondence between the IC electrode accommodated in the IC receiving portion and the IC contact electrode of the wiring board can be achieved.
The IC inspection wiring board can be easily handled by integrally forming an IC receiving wall on the wiring board manufactured by the wiring board manufacturer by the socket manufacturer or the wiring board manufacturer.

上記配線基板1はその上面に、同基板1が有する外部装置接触用電極3群と上記IC接触用電極2群間を接続するリード4群を有し、該リード4群は上記IC受容壁8の配線基板1との結合面内に埋設する。該リード4群はアンカー効果を発揮し、両者1,8の結合強度を高め、且つリード4群をIC受容壁8で隠蔽し保護する。
上記配線基板はその上面に密着せるリード群を有し、該リード群の内端に上記IC接触用電極を形成し、外端側に外部装置と接触する外部装置接触用電極を形成しており、上記配線基板の上面に並列せるリード群の全部或いはその一部を上記IC受容壁の成形により配線基板との結合面内に埋設する。よってリード群にアンカー効果を持たせて両者の結合強度を高め、且つリード群を保護する。
The wiring board 1 has on its upper surface a group of external device contact electrodes 3 included in the board 1 and a group of leads 4 connecting the group of IC contact electrodes 2, and the group of leads 4 includes the IC receiving wall 8. It is embedded in the connection surface with the wiring board 1. The group of leads 4 exhibits an anchor effect, increases the bonding strength between the two 1 and 8, and conceals and protects the group of leads 4 with the IC receiving wall 8.
The wiring board has a lead group that is in close contact with the upper surface thereof, the IC contact electrode is formed on the inner end of the lead group, and the external device contact electrode that is in contact with the external device is formed on the outer end side. Then, all or a part of the lead group arranged in parallel with the upper surface of the wiring board is embedded in the coupling surface with the wiring board by forming the IC receiving wall. Therefore, the lead group is given an anchor effect to increase the bonding strength between them and to protect the lead group.

又他例として、上記リード4群を設けない場合、図4に示すリード4群の代わりに、IC受容壁8を形成する絶縁材との密着強度を向上するためのアンカー手段を形成する。アンカー手段としては、表面粗さの高いベタ金属箔又は多数の突起や凹所を設けたベタ金属箔や適当な金属パターンを配線基板1の上面に貼り付け又はエッチング法やアディティブ法等により層着する。   As another example, when the group of leads 4 is not provided, an anchor means for improving the adhesion strength with the insulating material forming the IC receiving wall 8 is formed instead of the group of leads 4 shown in FIG. As the anchor means, a solid metal foil with a high surface roughness, a solid metal foil provided with a number of protrusions or recesses, or an appropriate metal pattern is attached to the upper surface of the wiring board 1 or layered by an etching method or an additive method. To do.

又はこれら別部材から成るアンカー手段を用いずに、配線基板1自身の上面に突起や凹所を設け、アンカー手段とすることができる。   Alternatively, without using the anchor means made of these separate members, protrusions and recesses can be provided on the upper surface of the wiring board 1 itself to provide the anchor means.

上記実施例では配線基板1上に位置決め突起14を設け、開放型6との相対位置を定めたが、位置決め突起14を成形できない場合、即ちIC接触用電極2群が平坦の場合、(1)閉鎖型9に対し配線基板1を位置決め搭載する、位置決め法はピンアライメント或いは外形位置決め等の一般的方法を使用する、(2)開放型6を重ねシールして流動絶縁材を充填する、(3)樹脂成形した図5に示すような製品を検査する、IC受容壁8とIC接触用電極2群との位置ずれを計測する、(4)上記計測から型を相対的に変位する。(1)〜(4)を繰り返し位置精度を向上し量産を行う。   In the above embodiment, the positioning protrusion 14 is provided on the wiring board 1 and the relative position with respect to the open mold 6 is determined. However, when the positioning protrusion 14 cannot be formed, that is, when the IC contact electrode 2 group is flat, (1) The wiring board 1 is positioned and mounted on the closed mold 9, and the positioning method uses a general method such as pin alignment or external positioning. (2) The open mold 6 is overlaid and filled with a fluid insulating material. (3 5) Inspecting the resin-molded product as shown in FIG. 5 and measuring the positional deviation between the IC receiving wall 8 and the IC contact electrode 2 group. (4) The mold is relatively displaced from the above measurement. Repeat (1) to (4) to improve the positional accuracy and perform mass production.

図6に示すように、上記IC検査用配線基板を用い、ICソケットを構成する。即ち前記のように、ICソケットは絶縁材にて成形されたソケット基板16と該ソケット基板16の一端に開閉可に軸支したIC押えカバー17とから成り、該ソケット基板16には上面で開放する基板受容部18を一体成形にて形成して置き、該基板受容部18内に上記IC検査用配線基板を嵌装し、配線基板1の下面を外部装置接触用電極3群を以って上記基板受容部18の内底面に水平に支持する。   As shown in FIG. 6, an IC socket is configured using the above-described IC inspection wiring board. That is, as described above, the IC socket includes the socket substrate 16 formed of an insulating material and the IC presser cover 17 pivotally supported at one end of the socket substrate 16 so as to be openable and closable. The substrate receiving portion 18 to be formed is formed by integral molding, the IC inspection wiring substrate is fitted into the substrate receiving portion 18, and the lower surface of the wiring substrate 1 is connected to the external device contact electrode 3 group. It is supported horizontally on the inner bottom surface of the substrate receiving portion 18.

更に上記IC検査用配線基板の周縁部、例えば各コーナー部に貫設した取り付け孔19に螺子20を挿入し、螺軸を上記基板受容部18の底壁の各コーナー部に貫設した雌ねじ孔21に螺合締結し、ソケット基板16にIC検査用配線基板を組み付ける。   Further, a screw 20 is inserted into a peripheral hole of the IC inspection wiring board, for example, a mounting hole 19 provided in each corner portion, and a screw shaft is provided in each corner portion of the bottom wall of the substrate receiving portion 18. Then, the IC inspection wiring board is assembled to the socket substrate 16.

而してIC22をIC検査用配線基板のIC受容壁8で画成されたIC受容部23内に装填し、該IC受容壁8の内面でIC22の四側面又はコーナー部側面を規制することにより、IC22の下面に配された電極群をIC接触用電極2群に接触せしめる。   Thus, the IC 22 is loaded into the IC receiving portion 23 defined by the IC receiving wall 8 of the wiring board for IC inspection, and the side surfaces of the IC 22 are regulated by the inner surface of the IC receiving wall 8. Then, the electrode group disposed on the lower surface of the IC 22 is brought into contact with the IC contact electrode group 2.

上記螺子20によるIC検査用配線基板の取り付け位置に仮に僅かなずれがあっても、配線基板1上に一体成形されたIC受容壁8とIC接触用電極2群の相対位置、即ちIC22の電極群とIC接触用電極2群の相対位置が適正に確保される。   Even if the mounting position of the wiring board for IC inspection by the screw 20 is slightly shifted, the relative position of the IC receiving wall 8 integrally formed on the wiring board 1 and the group 2 of IC contact electrodes, that is, the electrodes of the IC 22 The relative position between the group and the two IC contact electrodes is ensured appropriately.

上記IC受容部23内にIC22を装填した後、IC押さえカバー17を閉合し、カバー17の内面に設けたIC押え部24でIC22の上面を加圧し、IC22の電極群とIC接触用電極2群との加圧接触を図る。   After the IC 22 is loaded into the IC receiving portion 23, the IC pressing cover 17 is closed, and the upper surface of the IC 22 is pressurized by the IC pressing portion 24 provided on the inner surface of the cover 17, so that the electrode group of the IC 22 and the IC contact electrode 2 are pressed. Press contact with the group.

上記IC押さえカバー17の自由端に回動可に軸支した、絶縁材から成るロックレバー25をソケット基板16の一側面の段部に係合することによって閉合を保持し、上記IC押さえ状態を保持する。   By engaging a lock lever 25 made of an insulating material pivotally supported on the free end of the IC pressing cover 17 with a stepped portion on one side surface of the socket substrate 16, the closing state is maintained, and the IC pressing state is maintained. Hold.

一例として、上記ソケット基板16に設けた基板受容部18の底壁に、ばねにて弾持された垂直動するコンタクトピン26群を植装して置き、該コンタクトピン26群の上端を上記外部装置接触用電極3群の下面に弾力的に加圧接触せしめ、同コンタクトピン26群の下端を検査用配線回路基板に代表される外部装置の電極群に弾力的に加圧接触せしめ、よってIC22を外部装置に電気的に接続する。   As an example, a group of vertically moving contact pins 26 supported by springs are implanted and placed on the bottom wall of the board receiving portion 18 provided on the socket board 16, and the upper ends of the contact pins 26 group are placed on the outside. The lower surface of the group of device contact electrodes 3 is elastically pressure-contacted, and the lower end of the contact pin 26 group is elastically pressure-contacted to an electrode group of an external device typified by an inspection wiring circuit board. Is electrically connected to an external device.

上記検査用配線基板を組み付けて検査用ICソケットを構成した場合には、IC受容壁8が短期摩耗した場合、或いはIC接触用電極2群が損耗した場合には、IC検査用配線基板のみを交換し、ソケット本体を再使用でき経済的である。又ソケット基板に対し配線基板1を正確に位置決めしつつ組み付ける作業を要せず、取り付け手間が軽減される。   When an inspection IC socket is configured by assembling the inspection wiring board, when the IC receiving wall 8 is worn for a short time or when the IC contact electrodes 2 are worn, only the IC inspection wiring board is used. It is economical because it can be replaced and the socket body can be reused. Further, the work of assembling while accurately positioning the wiring board 1 with respect to the socket board is not required, and the mounting effort is reduced.

上記IC検査用配線基板は上記の通りICソケットの構成要素として用いるか、又は単独でICソケットとして機能せしめる。   The IC inspection wiring board is used as a component of the IC socket as described above, or can function alone as an IC socket.

IC検査用配線基板を構成する配線基板の断面図。Sectional drawing of the wiring board which comprises the wiring board for IC inspection. 上記配線基板の底面図。The bottom view of the said wiring board. 配線基板におけるIC接触用電極群と外部装置接触用電極群と両者間を接続するリード群の配置を示す平面図(上段の図)と同配置を示す断面図(下段の図)。FIG. 2 is a plan view (upper view) showing the arrangement of an IC contact electrode group and an external device contact electrode group on the wiring board, and a lead group connecting the two, and a sectional view showing the same arrangement (lower view). A,Bは上記配線基板上においてIC受容壁を成形する成形型内に、IC検査用配線基板を配置した状態を以って示す断面図であり、Aは流動絶縁材の充填前、Bは同充填後を示す。A and B are cross-sectional views showing a state in which an IC inspection wiring board is arranged in a molding die for forming an IC receiving wall on the wiring board, A is before filling with a fluid insulating material, and B is It shows after the filling. 上記成形型によって成形されたIC検査用配線基板の断面図。Sectional drawing of the wiring board for IC inspection shape | molded by the said shaping | molding die. 上記IC検査用配線基板によって構成されたICソケットの断面図。Sectional drawing of the IC socket comprised by the said wiring board for IC inspection.

符号の説明Explanation of symbols

1…配線基板、2…IC接触用電極、3…外部装置接触用電極、4…リード、5…接続導体、6…開放型、7…IC受容壁成形用開放型部、7′…IC受容壁成形用腔部、8…IC受容壁、9…閉鎖型、10…第1シール部、11…IC受容部成形用型部、12…電極受容部、13…位置決め孔、14…位置決め突起、15…第2シール部、16…ソケット基板、17…IC押さえカバー、18…基板受容部、19…取り付け孔、20…螺子、21…雌ねじ孔、22…IC、23…IC受容部、24…IC押え部、25…ロックレバー、26…コンタクトピン   DESCRIPTION OF SYMBOLS 1 ... Wiring board, 2 ... IC contact electrode, 3 ... External device contact electrode, 4 ... Lead, 5 ... Connection conductor, 6 ... Open type, 7 ... IC receiving wall shaping | molding open part, 7 '... IC reception Wall forming cavity portion, 8 ... IC receiving wall, 9 ... closed mold, 10 ... first seal portion, 11 ... IC receiving portion forming mold portion, 12 ... electrode receiving portion, 13 ... positioning hole, 14 ... positioning protrusion, DESCRIPTION OF SYMBOLS 15 ... 2nd seal | sticker part, 16 ... Socket board | substrate, 17 ... IC press cover, 18 ... Board | substrate receiving part, 19 ... Mounting hole, 20 ... Screw, 21 ... Female screw hole, 22 ... IC, 23 ... IC receiving part, 24 ... IC presser, 25 ... Lock lever, 26 ... Contact pin

Claims (1)

開放型のIC受容壁成形用開放型部を配線基板で閉鎖し、該配線基板による閉鎖により形成されたIC受容壁成形用腔部内に流動絶縁材を充填し、配線基板上にIC受容壁を成形し、上記開放型のIC受容部成形用型部の下面に設けた位置決め孔内に配線基板の上面に設けた位置決め突起を受容して配線基板が有するIC接触用電極群と上記IC受容壁成形用腔部で成形されるIC受容壁との相対位置を設定することを特徴とするIC検査用配線基板の製造法。 An open mold for forming an IC receiving wall is closed with a wiring board, a fluid insulating material is filled in the cavity for forming an IC receiving wall formed by the closing by the wiring board, and the IC receiving wall is formed on the wiring board. The IC contact electrode group and the IC receiving wall which the wiring board has by receiving the positioning projections formed on the upper surface of the wiring board in the positioning holes provided on the lower surface of the mold part for molding the open type IC receiving part. A method of manufacturing a wiring board for IC inspection, characterized in that a relative position with respect to an IC receiving wall formed in the forming cavity is set .
JP2003359648A 2003-10-20 2003-10-20 Wiring board for IC inspection and its manufacturing method Expired - Fee Related JP4542763B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003359648A JP4542763B2 (en) 2003-10-20 2003-10-20 Wiring board for IC inspection and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003359648A JP4542763B2 (en) 2003-10-20 2003-10-20 Wiring board for IC inspection and its manufacturing method

Publications (2)

Publication Number Publication Date
JP2005121604A JP2005121604A (en) 2005-05-12
JP4542763B2 true JP4542763B2 (en) 2010-09-15

Family

ID=34615802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003359648A Expired - Fee Related JP4542763B2 (en) 2003-10-20 2003-10-20 Wiring board for IC inspection and its manufacturing method

Country Status (1)

Country Link
JP (1) JP4542763B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5478155B2 (en) * 2009-08-27 2014-04-23 新光電気工業株式会社 Board with connection terminal
JPWO2013168196A1 (en) * 2012-05-10 2015-12-24 ユニテクノ株式会社 Semiconductor transfer test jig

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288324A (en) * 1995-04-15 1996-11-01 Toshiba Corp Resin sealed semiconductor device and manufacture thereof
JP2000223529A (en) * 1999-02-03 2000-08-11 Matsushita Electric Ind Co Ltd Electronic circuit device and its manufacture

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288324A (en) * 1995-04-15 1996-11-01 Toshiba Corp Resin sealed semiconductor device and manufacture thereof
JP2000223529A (en) * 1999-02-03 2000-08-11 Matsushita Electric Ind Co Ltd Electronic circuit device and its manufacture

Also Published As

Publication number Publication date
JP2005121604A (en) 2005-05-12

Similar Documents

Publication Publication Date Title
US5656864A (en) Semiconductor device having upper and lower package bodies and manufacturing method thereof
KR100458754B1 (en) Circuit board and manufacturing method thereof, bump type contact head using the circuit board, and semiconductor component mounting module
KR100187722B1 (en) Method of manufacturing semiconductor chip package
KR100249250B1 (en) Socket for semiconductor package connection
JP4119608B2 (en) Sealed package and method for packaging electronic circuit module
US8053684B2 (en) Mounting structure and method for mounting electronic component onto circuit board
US5780933A (en) Substrate for semiconductor device and semiconductor device using the same
JPS63188964A (en) Integrated circuit package
JPWO2020129195A1 (en) Semiconductor devices and methods for manufacturing semiconductor devices
US20120133056A1 (en) Semiconductor device, electronic apparatus and semiconductor device fabricating method
JP4542763B2 (en) Wiring board for IC inspection and its manufacturing method
JP4892425B2 (en) Semiconductor package mounting structure and semiconductor package
KR940027140A (en) Plastic molded circuit package
JP2844558B2 (en) Wiring circuit board for mounting chip-shaped semiconductor element and method of manufacturing the same
US6605867B2 (en) Surface mount type semiconductor package and manufacturing method therefor
US7117592B2 (en) Method of manufacturing a connector
JP2003288971A (en) Method for fixing connection part of flexible substrate and conductive rigid body by fixing member comprising synthetic resin
JP4413932B2 (en) Manufacturing method of camera embedded lens module
JPH09330995A (en) Circuit board, its manufacture, bump type contact head using it, and semiconductor part mounting module
JP2933105B2 (en) Semiconductor device
JP5047937B2 (en) Terminal board connection structure and connection method to circuit board
JP6292868B2 (en) Batch molding module
JP3304065B2 (en) Electronic substrate manufacturing method
JP2005033043A (en) Lead frame, semiconductor device and their manufacturing methods
JP6654094B2 (en) Method of manufacturing sensor module and sensor device

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20051021

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051219

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20051219

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061019

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20070206

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20070206

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081212

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090331

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20090630

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090703

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090730

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100528

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100628

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees