JP4484925B2 - Ｓｉｍｄデバイスにおける制御フロー管理のための方法及び装置 - Google Patents

Ｓｉｍｄデバイスにおける制御フロー管理のための方法及び装置 Download PDF

Info

Publication number
JP4484925B2
JP4484925B2 JP2007501344A JP2007501344A JP4484925B2 JP 4484925 B2 JP4484925 B2 JP 4484925B2 JP 2007501344 A JP2007501344 A JP 2007501344A JP 2007501344 A JP2007501344 A JP 2007501344A JP 4484925 B2 JP4484925 B2 JP 4484925B2
Authority
JP
Japan
Prior art keywords
emc
register
data
instruction
simd
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2007501344A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007526571A (ja
JP2007526571A5 (enExample
Inventor
サイモン フェニー
Original Assignee
イマジネイション テクノロジーズ リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by イマジネイション テクノロジーズ リミテッド filed Critical イマジネイション テクノロジーズ リミテッド
Publication of JP2007526571A publication Critical patent/JP2007526571A/ja
Publication of JP2007526571A5 publication Critical patent/JP2007526571A5/ja
Application granted granted Critical
Publication of JP4484925B2 publication Critical patent/JP4484925B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Executing Machine-Instructions (AREA)
JP2007501344A 2004-03-02 2005-03-02 Ｓｉｍｄデバイスにおける制御フロー管理のための方法及び装置 Expired - Lifetime JP4484925B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0404683A GB2411745B (en) 2004-03-02 2004-03-02 Method and apparatus for management of control flow in a simd device
PCT/GB2005/000797 WO2005086017A1 (en) 2004-03-02 2005-03-02 Method and apparatus for management of control flow in a simd device

Publications (3)

Publication Number Publication Date
JP2007526571A JP2007526571A (ja) 2007-09-13
JP2007526571A5 JP2007526571A5 (enExample) 2008-05-01
JP4484925B2 true JP4484925B2 (ja) 2010-06-16

Family

ID=32088578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007501344A Expired - Lifetime JP4484925B2 (ja) 2004-03-02 2005-03-02 Ｓｉｍｄデバイスにおける制御フロー管理のための方法及び装置

Country Status (6)

Country Link
US (1) US7428628B2 (enExample)
EP (1) EP1723543B1 (enExample)
JP (1) JP4484925B2 (enExample)
DE (1) DE602005019986D1 (enExample)
GB (1) GB2411745B (enExample)
WO (1) WO2005086017A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7383421B2 (en) * 2002-12-05 2008-06-03 Brightscale, Inc. Cellular engine for a data processing system
US7451293B2 (en) * 2005-10-21 2008-11-11 Brightscale Inc. Array of Boolean logic controlled processing elements with concurrent I/O processing and instruction sequencing
EP1971958A2 (en) * 2006-01-10 2008-09-24 Brightscale, Inc. Method and apparatus for processing algorithm steps of multimedia data in parallel processing systems
US20070268201A1 (en) * 2006-05-22 2007-11-22 Sampsell Jeffrey B Back-to-back displays
US20080244238A1 (en) * 2006-09-01 2008-10-02 Bogdan Mitu Stream processing accelerator
US20080059764A1 (en) * 2006-09-01 2008-03-06 Gheorghe Stefan Integral parallel machine
US20080059763A1 (en) * 2006-09-01 2008-03-06 Lazar Bivolarski System and method for fine-grain instruction parallelism for increased efficiency of processing compressed multimedia data
US20080059467A1 (en) * 2006-09-05 2008-03-06 Lazar Bivolarski Near full motion search algorithm
JP5452066B2 (ja) * 2009-04-24 2014-03-26 本田技研工業株式会社 並列計算装置
JP5358287B2 (ja) * 2009-05-19 2013-12-04 本田技研工業株式会社 並列計算装置
GB2470782B (en) * 2009-06-05 2014-10-22 Advanced Risc Mach Ltd A data processing apparatus and method for handling vector instructions
US8726252B2 (en) * 2011-01-28 2014-05-13 International Business Machines Corporation Management of conditional branches within a data parallel system
US20130290674A1 (en) * 2012-04-30 2013-10-31 Biju George Modeling Structured SIMD Control FLow Constructs in an Explicit SIMD Language
US9400650B2 (en) * 2012-09-28 2016-07-26 Intel Corporation Read and write masks update instruction for vectorization of recursive computations over interdependent data
US10067767B2 (en) 2013-08-19 2018-09-04 Shanghai Xinhao Microelectronics Co., Ltd. Processor system and method based on instruction read buffer
KR20160046331A (ko) 2013-08-19 2016-04-28 상하이 신하오 (브레이브칩스) 마이크로 일렉트로닉스 코. 엘티디. 범용 유닛을 기반으로 하는 고성능 프로세스 시스템 및 방법
US9952876B2 (en) 2014-08-26 2018-04-24 International Business Machines Corporation Optimize control-flow convergence on SIMD engine using divergence depth
US10445106B2 (en) 2017-03-22 2019-10-15 Vmware, Inc. Persistent enrollment of a computing device using a BIOS
GB202008299D0 (en) * 2020-06-02 2020-07-15 Imagination Tech Ltd Manipulation of data in a memory

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756892A (ja) * 1993-08-10 1995-03-03 Fujitsu Ltd マスク付きベクトル演算器を持つ計算機
US6366999B1 (en) * 1998-01-28 2002-04-02 Bops, Inc. Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution
JPH11296498A (ja) * 1998-04-13 1999-10-29 Mitsubishi Electric Corp 並列演算処理装置
US6167501A (en) * 1998-06-05 2000-12-26 Billions Of Operations Per Second, Inc. Methods and apparatus for manarray PE-PE switch control
GB2348981A (en) * 1999-04-09 2000-10-18 Pixelfusion Ltd Parallel data processing system with SIMD array
AU3829500A (en) * 1999-04-09 2000-11-14 Clearspeed Technology Limited Parallel data processing apparatus
AU2002241759A1 (en) 2000-11-28 2002-06-18 Chipwrights Design, Inc. Handling conditional processing in a single instruction multiple datapath processor architecture

Also Published As

Publication number Publication date
GB0404683D0 (en) 2004-04-07
EP1723543B1 (en) 2010-03-17
GB2411745B (en) 2006-08-02
WO2005086017A1 (en) 2005-09-15
US20050198467A1 (en) 2005-09-08
US7428628B2 (en) 2008-09-23
JP2007526571A (ja) 2007-09-13
EP1723543A1 (en) 2006-11-22
DE602005019986D1 (de) 2010-04-29
GB2411745A (en) 2005-09-07

Similar Documents

Publication Publication Date Title
JP4484925B2 (ja) Ｓｉｍｄデバイスにおける制御フロー管理のための方法及び装置
KR102413832B1 (ko) 벡터 곱셈 덧셈 명령
CN108780395B (zh) 矢量预测指令
CN101427213B (zh) 用于实现多态分支预测器的方法和装置
KR20010030587A (ko) 데이터 처리장치
US12153542B2 (en) Apparatus for array processor with program packets and associated methods
CN1189816C (zh) 具有分支控制的数据处理系统及其方法
US12153921B2 (en) Processor with macro-instruction achieving zero-latency data movement
US12079630B2 (en) Array processor having an instruction sequencer including a program state controller and loop controllers
US12086597B2 (en) Array processor using programmable per-dimension size values and programmable per-dimension stride values for memory configuration
JP4002554B2 (ja) 拡張命令エンコーディングのシステムおよびその方法
TW201716993A (zh) 向量資料轉換指令
JP2005332361A (ja) プログラム命令圧縮装置および方法
US11681594B2 (en) Multi-lane solutions for addressing vector elements using vector index registers
KR20180137521A (ko) 벡터 연산들 수행시의 어드레스 충돌 관리 장치 및 방법
US7814302B2 (en) Address calculation instruction within data processing systems
JP2015201119A (ja) コンパイルプログラム、コンパイル方法およびコンパイル装置
KR100681199B1 (ko) 코어스 그레인 어레이에서의 인터럽트 처리 방법 및 장치
US6910123B1 (en) Processor with conditional instruction execution based upon state of corresponding annul bit of annul code
JP3738253B2 (ja) プログラム・ループを並列に処理する方法および装置
CN1243305C (zh) 包括用于保持第二指令格式的分布式指令缓冲器的系统和方法
US20130298129A1 (en) Controlling a sequence of parallel executions
JP2004021890A (ja) データ処理装置
EP1117032A2 (en) Processor with improved branch efficiency
Lima et al. Exploiting loop-level parallelism with the Shift Architecture

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080303

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080303

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090728

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090817

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20091117

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20091125

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100217

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100315

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100323

R150 Certificate of patent or registration of utility model

Ref document number: 4484925

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130402

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130402

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140402

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term