JP4445287B2 - プロセスシミュレーション方法 - Google Patents
プロセスシミュレーション方法 Download PDFInfo
- Publication number
- JP4445287B2 JP4445287B2 JP2004052298A JP2004052298A JP4445287B2 JP 4445287 B2 JP4445287 B2 JP 4445287B2 JP 2004052298 A JP2004052298 A JP 2004052298A JP 2004052298 A JP2004052298 A JP 2004052298A JP 4445287 B2 JP4445287 B2 JP 4445287B2
- Authority
- JP
- Japan
- Prior art keywords
- interface
- section
- sections
- linear function
- semiconductor film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Formation Of Insulating Films (AREA)
Description
|ai−ai+1|≦eps (式3)
ただし、最大振幅Lnoise_maxの値をユーザが予め指定し、所定値eps=Lnoise_max/Lminを予め設定しておく。典型的にはLnoise_maxは10−6μm程度の値である。
22 SiO2膜(酸化膜)
23 界面
S1〜S11 本発明の実施の形態に係るプロセスシミュレーション方法の各ステップ
Claims (3)
- 半導体膜の表面の酸化工程を熱拡散方程式で解いて、前記酸化工程により形成される酸化膜と前記半導体膜の界面の形状を求める第1ステップと、
前記界面を複数の区間に分割する第2ステップと、
各区間において前記界面を一次関数で回帰分析する第3ステップと、
各区間における前記一次関数の傾きとその区間に隣接する区間における前記一次関数の傾きとの差の絶対値が所定値以下の場合に、両区間において前記界面を同一の一次関数で表し、前記絶対値が前記所定値よりも大きい場合に両区間における前記一次関数をそのままとする第4ステップとを有し、
各区間の区間幅は1nm〜100nmの範囲で設定され、
前記所定値は10 −5 〜10 −3 の範囲で設定されることを特徴とするプロセスシミュレーション方法。 - 前記複数の区間の一端にある区間から他端にある区間に向けて順番に前記第4ステップを実行することを特徴とする請求項1記載のプロセスシミュレーション方法。
- 前記第4ステップにおいて、連続する複数の区間において、各区間における前記一次関数の傾きの差の絶対値が前記所定値以下の場合は、前記連続する複数の区間において前記界面を同一の一次関数で表すことを特徴とする請求項1記載のプロセスシミュレーション方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004052298A JP4445287B2 (ja) | 2004-02-26 | 2004-02-26 | プロセスシミュレーション方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004052298A JP4445287B2 (ja) | 2004-02-26 | 2004-02-26 | プロセスシミュレーション方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005243952A JP2005243952A (ja) | 2005-09-08 |
JP4445287B2 true JP4445287B2 (ja) | 2010-04-07 |
Family
ID=35025357
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004052298A Expired - Fee Related JP4445287B2 (ja) | 2004-02-26 | 2004-02-26 | プロセスシミュレーション方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4445287B2 (ja) |
-
2004
- 2004-02-26 JP JP2004052298A patent/JP4445287B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2005243952A (ja) | 2005-09-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109564702B (zh) | 用于在3d虚拟制造环境中进行电性能建模的系统和方法 | |
Ye et al. | Statistical modeling and simulation of threshold variation under random dopant fluctuations and line-edge roughness | |
US20190266306A1 (en) | System and method for performing a multi-etch process using material-specific behavioral parameters in a 3-d virtual fabrication environment | |
JP5148354B2 (ja) | 集積回路のモデル化方法および集積回路 | |
US7203629B2 (en) | Modeling substrate noise coupling using scalable parameters | |
JP4675249B2 (ja) | 位置依存変動量計算方法並びに回路解析方法 | |
JP2008027940A (ja) | 半導体集積回路の設計方法および回路シミュレーション方法 | |
US8631371B2 (en) | Method, system and program storage device for modeling the capacitance associated with a diffusion region of a silicon-on-insulator device | |
US20070143084A1 (en) | Incorporation of uncertainty information in modeling a characteristic of a device | |
TW201331776A (zh) | 半導體裝置的密度變化及密度偏差的驗證方法及執行驗證方法的電腦可讀取儲存媒體 | |
US8595663B1 (en) | Method, system, and program storage device for modeling contact bar resistance | |
JP4445287B2 (ja) | プロセスシミュレーション方法 | |
US20030122123A1 (en) | Method and apparatus for determining parasitic capacitances in an integrated circuit | |
US5896303A (en) | Discretization technique for multi-dimensional semiconductor device simulation | |
US8381147B2 (en) | Method, a system and a program storage device for modeling the resistance of a multi-contacted diffusion region | |
US6505147B1 (en) | Method for process simulation | |
US7188038B2 (en) | Method of determining an electrical capacitance of a circuit component and method of defining a dimension of such a component | |
US7979815B2 (en) | Compact model methodology for PC landing pad lithographic rounding impact on device performance | |
US7546231B2 (en) | Method of simulating semiconductor integrated circuit | |
US9135391B2 (en) | Determination of electromigration susceptibility based on hydrostatic stress analysis | |
JP2007335562A (ja) | 半導体集積回路の設計方法 | |
US11620431B2 (en) | System and method for performing depth-dependent oxidation modeling in a virtual fabrication environment | |
US20130132925A1 (en) | Method, system and program storage device for generating accurate performance targets for active semiconductor devices during new technology node development | |
US20080244481A1 (en) | Method for designing and manufacturing semiconductor device and software therefor | |
JP2005340340A (ja) | 半導体シミュレーション装置および半導体シミュレーション方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20051019 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070216 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20081219 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090128 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20090129 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20090130 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20090310 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091013 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091116 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100112 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100115 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130122 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130122 Year of fee payment: 3 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130122 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140122 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |