JP4423558B2 - Method for manufacturing terminals for surface mount electronic components - Google Patents

Method for manufacturing terminals for surface mount electronic components Download PDF

Info

Publication number
JP4423558B2
JP4423558B2 JP2004351009A JP2004351009A JP4423558B2 JP 4423558 B2 JP4423558 B2 JP 4423558B2 JP 2004351009 A JP2004351009 A JP 2004351009A JP 2004351009 A JP2004351009 A JP 2004351009A JP 4423558 B2 JP4423558 B2 JP 4423558B2
Authority
JP
Japan
Prior art keywords
grooves
surface mount
mount electronic
main surfaces
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004351009A
Other languages
Japanese (ja)
Other versions
JP2006164602A (en
Inventor
小百合 前林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Matsuo Electric Co Ltd
Original Assignee
Matsuo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsuo Electric Co Ltd filed Critical Matsuo Electric Co Ltd
Priority to JP2004351009A priority Critical patent/JP4423558B2/en
Publication of JP2006164602A publication Critical patent/JP2006164602A/en
Application granted granted Critical
Publication of JP4423558B2 publication Critical patent/JP4423558B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Fuses (AREA)

Description

本発明は、面実装型電子部品の製造方法に関し、特にその端子の製造方法に関する。   The present invention relates to a method for manufacturing a surface-mounted electronic component, and more particularly to a method for manufacturing the terminal.

従来、面実装型電子部品の端子の製造方法に関する技術としては、例えば特許文献1に開示されているものがある。この技術は、電子素子を一単位ずつ縦横方向に形成した基板を製作し、この基板に一単位の電子素子の両端部に沿って、貫通したスリットを形成し、このスリット部分の上面、下面及び内面に端子を形成し、その後にスリットに直交する方向に基板を切断するものである。   Conventionally, as a technique related to a method for manufacturing a terminal of a surface mount electronic component, for example, there is one disclosed in Patent Document 1. In this technology, a substrate in which electronic elements are formed one by one in the vertical and horizontal directions is manufactured, and slits that penetrate are formed along both end portions of the electronic element in one unit on the substrate. A terminal is formed on the inner surface, and then the substrate is cut in a direction perpendicular to the slit.

特開平7−245228号JP-A-7-245228

この技術によれば、面実装型電子部品の両端に形成された端子は、上下面及び端面の3面に導電面を持つものであるが、近年の面実装型電子部品では、上記の3面の他に両側面にも導電面を持つ、合計5面の導電面を持つ端子を製造することができない。   According to this technique, the terminals formed at both ends of the surface mount electronic component have conductive surfaces on the upper and lower surfaces and the end surface. However, in recent surface mount electronic components, In addition, a terminal having a total of five conductive surfaces having conductive surfaces on both side surfaces cannot be manufactured.

本発明は、基体の両端それぞれに合計5つ導電面を持つ端子を備える面実装型電子部品を容易に量産することができる面実装型電子部品の端子製造方法を提供することを目的とする。   SUMMARY OF THE INVENTION An object of the present invention is to provide a method of manufacturing a terminal of a surface mount electronic component that can easily mass-produce a surface mount electronic component having terminals having a total of five conductive surfaces at both ends of a base.

本発明の一態様による面実装型電子部品の端子製造方法では、間隔を隔てて平行に配置された第1及び第2の主表面を有する基体の第1及び第2の主表面それぞれに、互いに対応させて有底の溝を、所定間隔ごとに形成する。第1及び第2主表面及び前記各溝に導電性物質を埋め込む。前記各溝に沿って前記基材を切断する。前記各溝は、第1及び第2の主表面に縦横に交差して形成されている。 In the method for manufacturing a terminal of a surface-mount electronic component according to an aspect of the present invention, the first and second main surfaces of the base body having the first and second main surfaces arranged in parallel with a space between each other, Correspondingly, bottomed grooves are formed at predetermined intervals. A conductive material is embedded in the first and second main surfaces and the grooves. The base material is cut along the grooves. Each of the grooves is formed to intersect the first and second main surfaces vertically and horizontally.

この態様によれば、各有底の溝及び第1及び第2の表面に導電性物質を塗布した後に、各溝を切断する構成であるので、切断されて直方体状とされた基材の両端に5つの面が導電面である端子が得られる。なお、このようにした導電面を下地として利用して端子を構成することもできる。第1及び第2の主表面の溝は、交差して縦横に形成されているので量産することができる。なお、基材を切断する前に、基材における前記各溝によって囲われた領域内に電子部品構成要素、例えばヒューズであれば可溶体を形成する。 According to this aspect, since each groove is cut after applying the conductive material to each bottomed groove and the first and second surfaces, both ends of the base material cut into a rectangular parallelepiped shape. Thus, a terminal having five conductive surfaces is obtained. In addition, a terminal can also be comprised using such a conductive surface as a foundation | substrate. Since the grooves on the first and second main surfaces intersect and are formed vertically and horizontally, they can be mass-produced. Before cutting the base material, an electronic component component, for example, a fusible body is formed in the region surrounded by the grooves in the base material.

以上のように、本発明によれば、5つの面を導電面とした端子を持つ面実装型電子部品を同時に大量に製造することができる。   As described above, according to the present invention, a large number of surface mount electronic components having terminals having five surfaces as conductive surfaces can be manufactured simultaneously.

本発明の一実施形態は、図3に示すような面実装型電子部品、例えば表面実装型ヒューズ2を製造するものである。このヒューズ2は、概略直方体状の基体4の内部の長手方向中央に可溶体6が形成されたもので、基体4の両端部にそれぞれ端子8、8が形成され、可溶体6に接続されているものである。これら端子8、8は、いずれも基体4の端面と上下面及び両側面に形成されたもので、合計で5面の導体面を持つものである。実際には、可溶体6の両端部には、銅、銀のような材料からなる導電性ペースト12によって、端子8、8の下地が形成され、その上にニッケル、スズのような材料からなるめっき層14が形成され、これら導電性ペースト12とめっき層14とによって端子8、8が形成されている。可溶体の両開口部は、封止部10によって封止されている。   One embodiment of the present invention is to manufacture a surface mount electronic component such as the surface mount fuse 2 as shown in FIG. This fuse 2 has a fusible body 6 formed in the center in the longitudinal direction inside a substantially rectangular parallelepiped base 4, and terminals 8, 8 are formed at both ends of the base 4, respectively, and are connected to the fusible body 6. It is what. These terminals 8 and 8 are all formed on the end surface, the upper and lower surfaces, and both side surfaces of the base 4 and have a total of five conductor surfaces. Actually, the bases of the terminals 8 and 8 are formed on both ends of the fusible body 6 by the conductive paste 12 made of a material such as copper or silver, and the material made of a material such as nickel or tin is formed thereon. A plating layer 14 is formed, and the conductive paste 12 and the plating layer 14 form terminals 8 and 8. Both openings of the fusible body are sealed by the sealing portion 10.

このような表面実装型ヒューズは、次のようにして製造される。まず、図1(a)及び図2(a)に示すように基材20を形成する。基材20は、間隔を隔てて平行に位置する第1及び第2の主表面22、24を有する絶縁性のものである。   Such a surface mount type fuse is manufactured as follows. First, the base material 20 is formed as shown in FIGS. The base material 20 is insulative having first and second main surfaces 22 and 24 located in parallel with a distance therebetween.

次に、図1(b)及び図2(b)に示すように、主表面22、24いずれにも、所定の間隔をおいて溝26、28を形成する。これら溝26、28は有底の凹状のもので、溝26、28は、ほぼ直交して形成されている。第1及び第2の主表面22、24に形成される溝26同士は同一の位置にあり、第1及び第2の主表面22、24に形成される溝28同士も同一の位置にある。これら溝26、28は、例えばダイシング、レーザースクライブ等によって形成される。   Next, as shown in FIGS. 1B and 2B, grooves 26 and 28 are formed on both the main surfaces 22 and 24 at a predetermined interval. The grooves 26 and 28 are bottomed concave shapes, and the grooves 26 and 28 are formed substantially orthogonal to each other. The grooves 26 formed on the first and second main surfaces 22 and 24 are at the same position, and the grooves 28 formed on the first and second main surfaces 22 and 24 are also at the same position. These grooves 26 and 28 are formed by, for example, dicing or laser scribing.

これら溝26、28及び第1及び第2の主表面22、24に、図1(c)に示すように、導電性ペースト30、例えば銅、銀ペーストが塗布及び充填される。この塗布及び充填は、例えばスクリーン印刷によって行われる。   As shown in FIG. 1C, the grooves 26 and 28 and the first and second main surfaces 22 and 24 are coated and filled with a conductive paste 30, for example, copper or silver paste. This application and filling is performed by screen printing, for example.

次に、第1及び第2の主表面22、24のうち溝26、28によって囲われた矩形の領域に図1(c)に示すように可溶体6を形成する。即ち、溝26、28によって囲われた矩形の領域それぞれの中央に、第1及び第2の主表面22、24間を貫通するように、貫通孔を形成する。これら貫通孔の内周面に例えばスルーホールメッキ等によって可溶体6を形成する。これら可溶体6は、例えば銅、スズメッキ層によって形成することができる。   Next, the soluble body 6 is formed in a rectangular region surrounded by the grooves 26 and 28 in the first and second main surfaces 22 and 24 as shown in FIG. That is, a through hole is formed in the center of each rectangular region surrounded by the grooves 26 and 28 so as to penetrate between the first and second main surfaces 22 and 24. The fusible body 6 is formed on the inner peripheral surfaces of these through holes by, for example, through-hole plating. These fusible bodies 6 can be formed by, for example, a copper or tin plating layer.

この可溶体6の第1及び第2の主表面側にある両開口を封止するように封止材をそれぞれ充填し、露光、現像処理することによって封止部10を形成する。   The sealing portion 10 is formed by filling the sealing material so as to seal both openings on the first and second main surface sides of the fusible body 6, and exposing and developing.

次に、図1(d)に示すように、各溝26、28に沿って基材20を縦横に切断し、多数の基体4を形成する。切断は、例えばダイシング、レーザースクライブ等によって行われる。切断して形成された基体4の両端それぞれには、端面、両側面及び上下面に導電面を持つ導電性ペースト12が形成されている。   Next, as shown in FIG. 1 (d), the substrate 20 is cut vertically and horizontally along the grooves 26 and 28 to form a large number of substrates 4. The cutting is performed by, for example, dicing, laser scribing or the like. A conductive paste 12 having conductive surfaces on end surfaces, both side surfaces, and upper and lower surfaces is formed on both ends of the substrate 4 formed by cutting.

その後、図1(e)に示すように、各基体4の導電性ペースト12上にバレルメッキ等によってめっき層14を形成する。これによって、各基体4への端子8の形成及び可溶体6の形成が完了する。   Thereafter, as shown in FIG. 1E, a plating layer 14 is formed on the conductive paste 12 of each substrate 4 by barrel plating or the like. Thereby, the formation of the terminal 8 and the formation of the fusible body 6 on each substrate 4 is completed.

このようにして、基体4の両端の5つの面に導電面を有する端子を持つ面実装型電子部品を量産することができる。   In this way, surface mount electronic components having terminals having conductive surfaces on the five surfaces at both ends of the substrate 4 can be mass-produced.

上記の実施の形態では、溝26、28に導電ペーストを塗布した後、可溶体6を形成したが、基材20にまず所定の間隔をおいて可溶体6を形成し、その後に溝26、28を形成し、溝26、28及び第1及び第2種表面22、24に導電性ペースト12を塗布し、その後、溝26、28に沿って基材20を切断してもよい。   In the above embodiment, the fusible body 6 is formed after applying the conductive paste to the grooves 26 and 28. However, the fusible body 6 is first formed at a predetermined interval on the substrate 20, and then the grooves 26, 28, the conductive paste 12 may be applied to the grooves 26, 28 and the first and second type surfaces 22, 24, and then the substrate 20 may be cut along the grooves 26, 28.

本発明による面実装型電子部品の製造方法の1実施形態の各過程を示す図である。It is a figure which shows each process of one Embodiment of the manufacturing method of the surface mount-type electronic component by this invention. 同実施形態の一部を示す斜視図である。It is a perspective view which shows a part of the same embodiment. 同実施形態によって製造された表面実装型ヒューズの正面図である。It is a front view of the surface mount type fuse manufactured by the same embodiment.

符号の説明Explanation of symbols

20 基材
22 24 主表面
26 28 溝
30 導電ペースト(導電物質)
20 Base material 22 24 Main surface 26 28 Groove 30 Conductive paste (conductive material)

Claims (1)

間隔を隔てて平行に配置された第1及び第2の主表面を有する基体の第1及び第2の主表面それぞれに、互いに対応させて有底の溝を、所定間隔ごとに形成する段階と、
第1及び第2主表面及び前記各溝に導電性物質を埋め込む段階と、
前記各溝に沿って前記基材を切断する段階とを、
具備し、
前記各溝は、第1及び第2の主表面に縦横に交差して形成されている
面実装電子部品の製造方法。
Forming bottomed grooves corresponding to each other on each of the first and second main surfaces of the base body having first and second main surfaces arranged in parallel at an interval; ,
Embedding a conductive material in the first and second main surfaces and the grooves;
Cutting the substrate along the grooves,
Equipped,
The method of manufacturing a surface-mount electronic component, wherein the grooves are formed to intersect the first and second main surfaces in the vertical and horizontal directions .
JP2004351009A 2004-12-03 2004-12-03 Method for manufacturing terminals for surface mount electronic components Expired - Fee Related JP4423558B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004351009A JP4423558B2 (en) 2004-12-03 2004-12-03 Method for manufacturing terminals for surface mount electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004351009A JP4423558B2 (en) 2004-12-03 2004-12-03 Method for manufacturing terminals for surface mount electronic components

Publications (2)

Publication Number Publication Date
JP2006164602A JP2006164602A (en) 2006-06-22
JP4423558B2 true JP4423558B2 (en) 2010-03-03

Family

ID=36666383

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004351009A Expired - Fee Related JP4423558B2 (en) 2004-12-03 2004-12-03 Method for manufacturing terminals for surface mount electronic components

Country Status (1)

Country Link
JP (1) JP4423558B2 (en)

Also Published As

Publication number Publication date
JP2006164602A (en) 2006-06-22

Similar Documents

Publication Publication Date Title
JP2004247594A (en) Chip type capacitor, manufacturing method thereof, and molding die
JP4200450B2 (en) Manufacturing method of chip-type fuse
JP2006190965A (en) Solid electrolytic capacitor with bottom-surface terminals, manufacturing method therefor, and lead frame for use therein
JP2018060876A5 (en)
JP2004172561A (en) Ceramic multilayer substrate and its manufacturing method
KR100895964B1 (en) Low profile integrated module interconnects
JPH10150138A (en) Side-use electronic component provided with lower electrode
JP4423558B2 (en) Method for manufacturing terminals for surface mount electronic components
US7508652B2 (en) Solid electrolytic capacitor and method of making same
JP4650194B2 (en) Manufacturing method of electronic component with shield case and electronic component with shield case
JP2009206154A (en) Wiring board, and manufacturing method thereof
CN106171048A (en) Printed base plate and the band terminal printed base plate employing this printed base plate
JPH06260226A (en) Board connecting method and board connecting terminal
JPH06350233A (en) Circuit board
KR101951732B1 (en) Conductive contactor for substrate surface mount and preparing method for the same
JP4875327B2 (en) Manufacturing method of chip resistor
JP2017059560A (en) Circuit structure
JP2003068588A (en) Structure of surface mounting solid electrolytic capacitor with safety fuse and its manufacturing method
JP2015109353A (en) Package
KR100850457B1 (en) The substrate of which upper side terminal and lower side terminal are connected each other, and the method for making it
JP4502732B2 (en) Mounting structure and network structure for printed circuit board in solid electrolytic capacitor
KR100495132B1 (en) Surface mountable electrical device for printed circuit board and method of manufacturing the same
JP7332094B2 (en) electronic circuit device
JP2006140254A (en) Manufacturing method and electrode forming method of surface mounting electronic component
JP7222160B2 (en) Electronic component, patch antenna and antenna device comprising the patch antenna

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070125

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090729

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090804

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090925

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091110

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091125

R150 Certificate of patent or registration of utility model

Ref document number: 4423558

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121218

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151218

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees