JP2015109353A - Package - Google Patents

Package Download PDF

Info

Publication number
JP2015109353A
JP2015109353A JP2013251569A JP2013251569A JP2015109353A JP 2015109353 A JP2015109353 A JP 2015109353A JP 2013251569 A JP2013251569 A JP 2013251569A JP 2013251569 A JP2013251569 A JP 2013251569A JP 2015109353 A JP2015109353 A JP 2015109353A
Authority
JP
Japan
Prior art keywords
insulating
insulating base
package
back surface
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2013251569A
Other languages
Japanese (ja)
Inventor
豊 加地
Yutaka Kachi
豊 加地
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP2013251569A priority Critical patent/JP2015109353A/en
Publication of JP2015109353A publication Critical patent/JP2015109353A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Abstract

PROBLEM TO BE SOLVED: To provide a package capable of packaging a plurality of electronic components in a space surrounded by a first insulation substrate and a second insulation substrate by the common first and second insulation substrates even if the thickness of the plurality of electronic components to be packaged in the space is changed.SOLUTION: A package 1a includes: a first insulation substrate 2a formed from ceramic layers (insulation materials) c1-c3 and including a front face 3 and a rear face 4; a second insulation substrate 10a formed from ceramic layers c4 and c4, including a front face 11 and a rear face 12 and laminated at an upper side of the first insulation substrate 2a; a recess 5 opened on the front face 3 of the first insulation substrate 2a and forming a single cavity 5; and a gap 23 positioned between a peripheral part of the first insulation substrate 2a closer to the front face 3 and a peripheral part of the second insulation substrate 10a closer to the rear face 12 and filled with a sealant 25. In the peripheral part of the first insulation substrate 2a closer to the front face 3, a plurality of protrusions 30 are formed of which tips are brought into contact with the peripheral part of the second insulation substrate 10a closer to the rear face 12.

Description

本発明は、上下2つの絶縁基体からなり、これらの間に複数の電子部品を実装するキャビティを内設するパッケージに関する。   The present invention relates to a package comprising two upper and lower insulating bases, and a cavity in which a plurality of electronic components are mounted between them.

例えば、水晶振動子などのような圧電振動子を、半導体素子などのような他の電子部品と共に気密に収容するため、上側中央部に半導体素子を搭載した平板状の第1の絶縁基体と、下面に開口する凹部の天井面に圧電振動子を搭載した箱形状の第2の絶縁基体とを、両者の周辺部に沿って形成した矩形枠状のパッド同士の間に封止材であるハンダを介して電気的に接続した圧電振動子収納用パッケージが提案されている(例えば、特許文献1参照)。   For example, in order to hermetically accommodate a piezoelectric vibrator such as a crystal vibrator together with other electronic components such as a semiconductor element, a flat plate-like first insulating substrate having a semiconductor element mounted on the upper center portion; Solder which is a sealing material between rectangular frame-shaped pads formed along the peripheral part of a box-shaped second insulating base having a piezoelectric vibrator mounted on the ceiling surface of a recess opening in the lower surface There has been proposed a package for housing a piezoelectric vibrator that is electrically connected via a pin (see, for example, Patent Document 1).

しかし、前記圧電振動子収納用パッケージのように、平板状の第1の絶縁基体と箱形状の第2の絶縁基体とに囲まれた空間内に、厚みが異なる電子部品を搭載して収納する場合、上記空間内における垂直方向の高さを変更するため、前記凹部や外形などの寸法が異なる箱形状の絶縁基体をその都度製造する必要があった。その結果、多種類にわたるパッケージを構成するため、異なる絶縁基体を制作するべく、例えば、複数のセラミック積層体を設計および製造可能する必要が生じるので、製造工程が煩雑化することに起因して生産効率が低下したり、製造コストのアップを招く、という問題点があった。   However, like the piezoelectric vibrator housing package, electronic parts having different thicknesses are mounted and housed in a space surrounded by a flat plate-like first insulating base and a box-shaped second insulating base. In this case, in order to change the height in the vertical direction in the space, it was necessary to manufacture box-shaped insulating bases having different dimensions such as the recesses and the outer shape each time. As a result, in order to construct a wide variety of packages, it is necessary to design and manufacture a plurality of ceramic laminates in order to produce different insulating substrates, for example, and the production process is complicated. There was a problem that the efficiency was lowered and the manufacturing cost was increased.

特開2006−41924号公報(第1〜11頁、図1,2)Japanese Patent Laying-Open No. 2006-41924 (pages 1 to 11, FIGS. 1 and 2)

本発明は、背景技術で説明した問題点を解決し、第1絶縁基体と第2絶縁基体とに囲まれた空間に実装される複数の電子部品の厚みが変化しても、共通の第1および第2絶縁基体によって上記複数の電子部品を確実に上記空間内に実装できるパッケージを提供する、ことを課題とする。   The present invention solves the problems described in the background art, and even if the thickness of a plurality of electronic components mounted in a space surrounded by the first insulating base and the second insulating base changes, the common first It is another object of the present invention to provide a package in which the plurality of electronic components can be reliably mounted in the space by the second insulating base.

課題を解決するための手段および発明の効果Means for Solving the Problems and Effects of the Invention

本発明は、前記課題を解決するため、複数の電子部品を搭載するためのキャビティとなる凹部の少なくとも一方を有する第1絶縁基体および第2絶縁基体が相対向する周辺部に、高さ(厚み)調整用となる複数の凸部を形成する、ことに着想して成されたものである。
即ち、本発明のパッケージ(請求項1)は、絶縁材からなり、表面および裏面を有する第1絶縁基体と、絶縁材からなり、表面および裏面を有し、且つ上記第1絶縁基体の上側に積層される第2絶縁基体と、上記第1絶縁基体の表面または第2絶縁基体の裏面の少なくとも何れか一方に開口し、且つ単一のキャビティを形成する凹部と、上記第1絶縁基体の表面側の周辺部と第2絶縁基体の裏面側の周辺部との間に沿って位置し、且つ封止材を充填するための隙間と、を含むパッケージであって、上記第1絶縁基体の表面側の周辺部と第2絶縁基体の裏面側の周辺部との少なくとも一方には、他方の周辺部に先端が接触する単数あるいは複数の凸部が形成されている、ことを特徴とする。
In order to solve the above-described problem, the present invention provides a height (thickness) at a peripheral portion where the first insulating base and the second insulating base having at least one of recesses serving as cavities for mounting a plurality of electronic components face each other. ) The idea is to form a plurality of convex portions for adjustment.
That is, the package of the present invention (Claim 1) is made of an insulating material, and has a first insulating base having a front surface and a back surface, and an insulating material, has a front surface and a back surface, and is located above the first insulating base. A second insulating substrate to be laminated; a recess opening at least one of the surface of the first insulating substrate or the back surface of the second insulating substrate and forming a single cavity; and the surface of the first insulating substrate. A package that is located between the peripheral portion on the side and the peripheral portion on the back surface side of the second insulating substrate, and includes a gap for filling with a sealing material, and the surface of the first insulating substrate At least one of the peripheral portion on the side and the peripheral portion on the back surface side of the second insulating base is formed with one or a plurality of convex portions whose tips are in contact with the other peripheral portion.

これによれば、前記第1絶縁基体と第2絶縁基体とに囲まれ且つ少なくとも何れか一方の凹部からなるキャビティ内に実装すべき二つの電子部品(例えば、ASIC(カスタムIC)とセンサ素子)のうち、少なくとも一方の厚みが変更されても、前記凸部の高さを調整することで、既存の第1絶縁基体および第2絶縁基体によって容易に対応することができる。その結果、従来のように実装すべき電子部品の厚みが変更された場合、キャビティの厚み(高さ)ごとに応じて、第1絶縁基体および第2絶縁基体の一方または双方について大幅な設計変更をしたり、パッケージの種類ごとに同様な製造工程を別途に行う必要が解消される。従って、前記のような形態からなるパッケージの生産効率を高められ、且つ製造コストを低減することが可能となる。   According to this, two electronic components (for example, an ASIC (custom IC) and a sensor element) to be mounted in a cavity surrounded by the first insulating base and the second insulating base and including at least one of the concave portions. Even if the thickness of at least one of them is changed, it is possible to easily cope with the existing first insulating base and the second insulating base by adjusting the height of the convex portion. As a result, when the thickness of the electronic component to be mounted is changed as in the prior art, a significant design change is made on one or both of the first insulating base and the second insulating base depending on the thickness (height) of the cavity. This eliminates the need for a separate manufacturing process for each type of package. Accordingly, it is possible to increase the production efficiency of the package having the above-described form and reduce the manufacturing cost.

尚、前記絶縁材は、例えば、アルミナなどの高温焼成セラミック、ガラス−セラミックなどの低温焼成セラミック、あるいはエポキシなどの樹脂である。
また、前記凹部は、前記第1および第2絶縁基体の双方に形成された場合、かかる第1および第2絶縁基体を積層した際に、各絶縁基体ごとの2つの凹部からなる単一のキャビティが形成される。一方、第1および第2絶縁基体の何れか一方にのみ形成された凹部は、かかる凹部自体が単独でキャビティを形成する。かかる形態の場合、凹部を有しない他方の絶縁基体は、平板状の形態となる。
更に、第1および第2絶縁基体の何れか一方にのみ形成された凹部の底面および該凹部の開口部を塞ぐ他方の天井面、あるいは2つの凹部からなる単一のキャビティの底面と天井面とには、追って複数の電子部品が個別に実装される。
また、前記第1絶縁基体の表面側とは、該第1絶縁基体の裏面とは反対側の面全体を指し、前記第2絶縁基体の裏面側とは、該第2絶縁基体の表面とは反対側の面全体を指している。
更に、前記凸部は、前記第1および第2絶縁基体の対向する表面および裏面の周辺部の少なくとも何れかにおいて、追って前記封止材が充填される前記隙間と同じ位置か、あるいは該隙間よりも前記キャビティ側において形成される。
また、前記凸部は、セラミックまたは樹脂からなる絶縁材、あるいは金属や導電性材料からなる導体の何れかからなる。
更に、前記封止材は、前記第1および第2絶縁基体が対向する表面および裏面の周辺部同士を接合することで、該周辺部の内側に位置し且つ異種または同種の2つの電子部品が実装されたキャビティを外部から封止する。
加えて、上記封止材には、例えば、エポキシ系樹脂、プリプレグ、アンダーフィル、ホットメルトなどの有機系接着剤、あるいは、前記第1および第2絶縁基体が対向する一対の周辺部に予め対向して形成された一対の前記金属層間に充填されるハンダなどのロウ材(低融点金属または合金)が含まれる。
The insulating material is, for example, a high-temperature fired ceramic such as alumina, a low-temperature fired ceramic such as glass-ceramic, or a resin such as epoxy.
In addition, when the concave portion is formed in both the first and second insulating bases, when the first and second insulating bases are laminated, a single cavity comprising two concave portions for each insulating base Is formed. On the other hand, the recess formed only in one of the first and second insulating bases alone forms a cavity. In the case of such a form, the other insulating substrate having no recess has a flat plate form.
Furthermore, the bottom surface of the concave portion formed only in one of the first and second insulating bases and the other ceiling surface that closes the opening of the concave portion, or the bottom surface and the ceiling surface of a single cavity comprising two concave portions A plurality of electronic components are individually mounted later.
Further, the surface side of the first insulating substrate refers to the entire surface opposite to the back surface of the first insulating substrate, and the back surface side of the second insulating substrate refers to the surface of the second insulating substrate. It points to the entire opposite side.
Further, the convex portion is at the same position as the gap where the sealing material is filled later, or at least in the peripheral portions of the front and back surfaces of the first and second insulating bases facing each other. Is also formed on the cavity side.
The convex portion is made of either an insulating material made of ceramic or resin, or a conductor made of metal or conductive material.
Further, the sealing material joins the peripheral portions of the front surface and the back surface facing the first and second insulating bases, so that two electronic parts of different types or the same type are located inside the peripheral portion. The mounted cavity is sealed from the outside.
In addition, for example, an epoxy resin, a prepreg, an underfill, a hot melt or other organic adhesive, or a pair of peripheral portions facing the first and second insulating bases are previously opposed to the sealing material. A soldering material such as solder (low melting point metal or alloy) filled between the pair of metal layers formed in this manner is included.

また、本発明には、前記凸部は、平面視で互いの位置が離隔している複数の点状体からなる、パッケージ(請求項2)も含まれる。
これによれば、互いに対向する前記第1の表面の周辺部と第2絶縁基体の裏面の周辺部とにおける何れか一方に、セラミックあるいは樹脂からなる複数の点状体からなる所望高さの凸部を突設することで、前記二つの電子部品における一方または双方の厚みの変更に対し、容易に対応することができる。しかも、少ない絶縁材料を追加することにより、複数の点状体からなる凸部を容易に形成できるので、前記第1絶縁基体や第2絶縁基体を簡単な製造工程により、低コストで製造することも可能となる。
尚、前記凸部を構成する複数の点状体には、平面視で円形状(円、楕円、長円など)、立方体形状、直方体形状、多角柱形状、あるいは、半球(ドーム)形状などが含まれる。
In addition, the present invention includes a package (claim 2) in which the convex portion includes a plurality of point-like bodies whose positions are separated from each other in plan view.
According to this, a protrusion having a desired height made of a plurality of dot-like bodies made of ceramic or resin is formed on one of the peripheral portion of the first surface and the peripheral portion of the back surface of the second insulating base that face each other. By projecting the portion, it is possible to easily cope with a change in the thickness of one or both of the two electronic components. In addition, by adding a small amount of insulating material, it is possible to easily form convex portions made up of a plurality of dot-like bodies, and therefore, the first insulating base and the second insulating base can be manufactured at a low cost by a simple manufacturing process. Is also possible.
Note that the plurality of dot-like bodies constituting the convex portion have a circular shape (circle, ellipse, ellipse, etc.), a cube shape, a rectangular parallelepiped shape, a polygonal column shape, or a hemisphere (dome) shape in a plan view. included.

更に、本発明には、前記凸部は、平面視で長手方向が前記キャビティの開口部に沿った複数の帯状体からなる、パッケージ(請求項3)も含まれる。
これによれば、対向する前記第1の表面の周辺部と第2絶縁基体の裏面の周辺部とにおける何れか一方に、前記同様の材料からなる複数の帯状体を突設することにより、前記電子部品の厚みの変更に対し、容易に対応することができる。
尚、前記帯状体には、平面視で細長い長方形や細長い長円形などが挙げられる。
Furthermore, the present invention includes a package (Claim 3) in which the convex portion is composed of a plurality of strips whose longitudinal direction is along the opening of the cavity in plan view.
According to this, by projecting a plurality of strips made of the same material on either one of the peripheral portion of the first surface and the peripheral portion of the back surface of the second insulating base that face each other, It is possible to easily cope with a change in the thickness of the electronic component.
Examples of the belt-like body include a long and narrow rectangle and a long and narrow oval shape in plan view.

また、本発明には、前記凸部は、平面視で前記凹部の開口部に沿って該開口部を囲む複数または単一の枠状体である、パッケージ(請求項4)も含まれる。
これによれば、対向する前記第1の表面の周辺部と第2絶縁基体の裏面の周辺部とにおける何れか一方に、前記同様の材料からなる複数または単一の枠状体を突設することにより、前記電子部品の厚みの変更に対し、容易に対応することができる。
尚、前記複数の枠状体としては、前記凹部の各コーナ部の外周側を囲う平面視がL形状や、隣接する二つのコーナ部の外周側を囲う平面視がコ字形状を呈する形態が含まれる。また、単一の枠状体としては、前記凹部の開口部を囲む形態、例えば、平面視で凹部の開口部が矩形(正方形または長方形)または多角形である場合、平面視で矩形枠状あるいは多角枠状を呈する形態が例示される。
The present invention also includes a package (Claim 4) in which the convex portion is a plurality or a single frame-like body surrounding the opening portion along the opening portion of the concave portion in plan view.
According to this, a plurality or a single frame-like body made of the same material as described above is projected from either one of the opposing peripheral portion of the first surface and the peripheral portion of the back surface of the second insulating base. Thus, it is possible to easily cope with a change in the thickness of the electronic component.
In addition, as the plurality of frame-like bodies, there is a form in which a planar view surrounding the outer peripheral side of each corner portion of the recess has an L shape, or a planar view surrounding the outer peripheral side of two adjacent corner portions has a U shape. included. In addition, the single frame-like body may have a shape surrounding the opening of the recess, for example, when the opening of the recess is rectangular (square or rectangular) or polygonal in plan view, The form which exhibits a polygonal frame shape is illustrated.

加えて、本発明には、前記第1絶縁基体の表面側の周辺部および第2絶縁基体の裏面側の周辺部には、前記キャビティを囲む平面視が矩形枠状の金属層がそれぞれ形成されている、パッケージ(請求項5)も含まれる。
これによれば、第1絶縁基体の表面側の周辺部および第2絶縁基体の裏面側の周辺部において、前記キャビティを囲むように形成された平面視が矩形枠状である上下一対の金属層同士を、両者の間にハンダなどを配設することで、上記キャビティ内に実装された二つの電子部品を外部から確実に封止することができる。
尚、前記上下一対の金属層およびこれらの間に配設される封止材のハンダなどを介して、第2絶縁基体の裏面あるいは第2絶縁基体に形成された凹部の天井面に実装される電子部品への通電にも併用することも可能である。
In addition, according to the present invention, a metal layer having a rectangular frame shape in plan view surrounding the cavity is formed on the peripheral portion on the front surface side of the first insulating substrate and the peripheral portion on the back surface side of the second insulating substrate. A package (claim 5) is also included.
According to this, a pair of upper and lower metal layers having a rectangular frame shape in plan view formed so as to surround the cavity in the peripheral portion on the front surface side of the first insulating substrate and the peripheral portion on the back surface side of the second insulating substrate. By arranging solder or the like between them, the two electronic components mounted in the cavity can be reliably sealed from the outside.
It is mounted on the back surface of the second insulating substrate or the ceiling surface of the recess formed in the second insulating substrate through the pair of upper and lower metal layers and the sealant solder disposed between them. It can also be used for energization of electronic components.

本発明による一形態のパッケージの垂直断面図。1 is a vertical cross-sectional view of one form of package according to the present invention. FIG. 図1の垂直断面図における部分拡大図。The elements on larger scale in the vertical sectional view of FIG. 上記パッケージにおける第1絶縁基体を示す斜視図。The perspective view which shows the 1st insulation base | substrate in the said package. 上記パッケージにおける図2と直交する視覚における部分拡大断面図。The partial expanded sectional view in the vision in the said package orthogonal to FIG. 前記パッケージの変形形態であるパッケージを示す垂直断面図。The vertical sectional view showing the package which is a modification of the package. 図5の垂直断面図における部分拡大図。The elements on larger scale in the vertical sectional view of FIG. 本発明による異なる形態のパッケージの垂直断面図。FIG. 5 is a vertical cross-sectional view of a different form of package according to the present invention. 図7の垂直断面図における部分拡大図。The elements on larger scale in the vertical sectional view of FIG. 上記パッケージにおける第2絶縁基体を示す斜視図。The perspective view which shows the 2nd insulation base | substrate in the said package. 上記パッケージにおける図7と直交する視覚での部分拡大断面図。FIG. 8 is a partially enlarged cross-sectional view visually in the package orthogonal to FIG. 7. (A),(B)は異なる形態の凸部を示す概略図。(A), (B) is the schematic which shows the convex part of a different form. (A),(B)は更に異なる形態の凸部を示す概略図。(A), (B) is the schematic which shows the convex part of a further different form.

以下において、本発明を実施するための形態について説明する。
図1は、本発明による一形態のパッケージ1aの垂直断面図、図2は、図1中の部分拡大断面図、図3は、上記パッケージ1aに含まれる第1絶縁基体2aを示す斜視図、図4は、図2とは直交する視覚における部分拡大断面図である。
上記パッケージ1aは、図1〜図4に示すように、平面視が矩形(正方形または長方形)状で且つ全体が箱形状の第1絶縁基体2aと、平面視が矩形状で且つ全体が平板状の第2絶縁基体10aとから構成されている。
上記第1絶縁基体2aは、3つのセラミック層(絶縁材)c1〜c3を積層してなり、平面視が矩形枠状の表面3および矩形状の裏面4を有する。該表面3の中央側には、中層および上層のセラミック層c2,c3を貫通したキャビティ(凹部)5が開口している。該キャビティ5は、平面視が矩形の底面6、該底面6の四辺から立設した下側面7、平面視が矩形枠状の中段8、およびその四辺から立設した上側面9からなる。上記中段8には、その四辺に沿って、点状体(円柱形状)である複数の凸部30が互いの位置を離隔して突設されている。
尚、前記中段8および上側面9は、前記第1絶縁基体2aの表面3側の周辺部にも相当する。また、前記セラミック層c1〜c3および複数の凸部30は、例えば、同種あるいは異種のアルミナ(セラミック)からなる。
Hereinafter, modes for carrying out the present invention will be described.
1 is a vertical sectional view of a package 1a according to an embodiment of the present invention, FIG. 2 is a partially enlarged sectional view of FIG. 1, and FIG. 3 is a perspective view showing a first insulating base 2a included in the package 1a. FIG. 4 is a partially enlarged cross-sectional view in vision perpendicular to FIG.
As shown in FIGS. 1 to 4, the package 1 a has a rectangular (square or rectangular) shape in plan view and a box-shaped first insulating base 2 a, a rectangular shape in plan view, and a flat plate shape as a whole. The second insulating base 10a.
The first insulating base 2a is formed by laminating three ceramic layers (insulating materials) c1 to c3, and has a front surface 3 having a rectangular frame shape and a rear surface 4 having a rectangular shape in plan view. On the center side of the surface 3, a cavity (concave portion) 5 penetrating the middle and upper ceramic layers c2 and c3 is opened. The cavity 5 includes a bottom surface 6 having a rectangular shape in plan view, a lower side surface 7 erected from four sides of the bottom surface 6, a middle step 8 having a rectangular frame shape in plan view, and an upper side surface 9 erected from the four sides. A plurality of convex portions 30 that are dot-like bodies (cylindrical shapes) are provided on the middle stage 8 so as to be spaced apart from each other along the four sides.
The middle step 8 and the upper side surface 9 also correspond to the peripheral portion on the surface 3 side of the first insulating base 2a. The ceramic layers c1 to c3 and the plurality of convex portions 30 are made of, for example, the same type or different types of alumina (ceramics).

前記キャビティ5の底面6上には、追って実装される電子部品(例えば、ASIC)32と導通する一対の電極14が形成されている。該一対の電極14は、下層のセラミックc1を貫通するビア導体13を介して、前記裏面4に形成された一対の外部接続端子15と個別に導通可能とされている。
また、前記中段8において対向する一対の辺上ごとには、図3,図4に示すように、一対の端子16が個別に形成され、該端子16は、第1絶縁基体2aにおける対向する一対の外側面ごとに形成され且つ水平断面が半円形状の凹部導体17を介して、前記裏面4に形成された一対の外部接続端子18と個別に導通可能とされている。尚、上記ビア導体13、電極14、端子16、凹部導体17、および外部接続端子15,18は、W、Mo、Ag、あるいはCuなどからなる。
On the bottom surface 6 of the cavity 5, a pair of electrodes 14 that are electrically connected to an electronic component (for example, ASIC) 32 to be mounted later are formed. The pair of electrodes 14 can individually be electrically connected to a pair of external connection terminals 15 formed on the back surface 4 via via conductors 13 penetrating the lower ceramic c1.
Further, as shown in FIGS. 3 and 4, a pair of terminals 16 are individually formed on each pair of opposing sides in the middle stage 8, and the terminals 16 are opposed to each other on the first insulating base 2a. And a pair of external connection terminals 18 formed on the back surface 4 through a recessed conductor 17 having a semicircular horizontal cross section. The via conductor 13, the electrode 14, the terminal 16, the recessed conductor 17, and the external connection terminals 15 and 18 are made of W, Mo, Ag, Cu, or the like.

一方、前記第2絶縁基体10aは、図2,図4に示すように、前記同様のセラミック層c4,c5を積層してなり、平面視が矩形状の表面11および裏面12を有する。該裏面12の中央側には、追って実装される電子部品(例えば、センサIC)33と導通する一対の電極19が形成されている。該一対の電極19は、セラミックc4,c5を個別に貫通する内外一対のビア導体21、およびセラミックc4,c5間に形成された配線層20を介して、上記裏面12の周辺側に形成された一対の端子22と個別に導通可能とされている。
尚、上記電極19、配線層20、ビア導体21、および端子22も、前記同様のWやMoなどからなる。
On the other hand, as shown in FIGS. 2 and 4, the second insulating substrate 10a is formed by laminating the same ceramic layers c4 and c5 as described above, and has a front surface 11 and a rear surface 12 which are rectangular in plan view. A pair of electrodes 19 that are electrically connected to an electronic component (for example, a sensor IC) 33 to be mounted later are formed on the center side of the back surface 12. The pair of electrodes 19 is formed on the peripheral side of the back surface 12 via a pair of inner and outer via conductors 21 that individually penetrate the ceramics c4 and c5 and a wiring layer 20 formed between the ceramics c4 and c5. The pair of terminals 22 can be individually conducted.
The electrode 19, the wiring layer 20, the via conductor 21, and the terminal 22 are also made of the same W, Mo, or the like.

図1,図2,図4に示すように、前記キャビティ5の底面6における一対の電極14上に電子部品32を実装した第1絶縁基体2aと、前記裏面12におけるの一対の電極19上(図示では下)に電子部品33を実装した第2絶縁基体10aとを、前者のキャビティ5における中段8および後者の裏面12を接近させると、上記中段8に突設された複数の凸部30の先端(図示では上端)が第2絶縁基体10aの裏面12に接触する。その結果、予め第1絶縁基体2aに形成されていた凹部5は、その底面6と第2絶縁基体10aの裏面12との間における高さ(距離)が確定されたキャビティ5となる。同時に、第1絶縁基体2aにおけるキャビティ5の中段8および上側面9と、第2絶縁基体10aの裏面12の周辺部および外側面との間には、側面視でほぼ横L字形状の隙間23が形成される。   As shown in FIGS. 1, 2, and 4, the first insulating base 2 a in which the electronic component 32 is mounted on the pair of electrodes 14 on the bottom surface 6 of the cavity 5, and the pair of electrodes 19 on the back surface 12 ( When the second insulating base 10a on which the electronic component 33 is mounted on the lower side in the drawing is brought close to the middle stage 8 and the latter back surface 12 in the former cavity 5, the plurality of convex portions 30 projecting from the middle stage 8 are formed. The tip (upper end in the figure) is in contact with the back surface 12 of the second insulating substrate 10a. As a result, the recess 5 previously formed in the first insulating base 2a becomes the cavity 5 in which the height (distance) between the bottom surface 6 and the back surface 12 of the second insulating base 10a is determined. At the same time, there is a substantially L-shaped gap 23 between the middle step 8 and the upper side surface 9 of the cavity 5 in the first insulating base 2a and the peripheral portion and the outer side surface of the back surface 12 of the second insulating base 10a. Is formed.

前記のようなパッケージ1aは、以下のようにして組み立てられる。
予め、アルミナ粉末などを含む複数層のグリーンシートを用意し、何れかのグリーンシートの中央部を打ち抜き加工し、該グリーンシートに穿孔した貫通孔にW粉末などを含む導電性ペーストを充填し、打ち抜き加工されたグリーンシートの開口部に沿った表面にアルミナ粉末などを含む絶縁性ペーストを、散点状にスクリーン印刷する。更に、何れかのグリーンシートの表面に前記同様の導電性ペーストをスクリーン印刷した後、かかる複数層のグリーンシートを積層および圧着してから焼成することで、第1絶縁基体2aおよび第2絶縁基体10aを制作しておく。以上の各工程は、多数個取りにより行った後、個片に分割しても良い。
The package 1a as described above is assembled as follows.
Prepare a plurality of green sheets containing alumina powder in advance, punch the center of any green sheet, and fill the through holes drilled in the green sheet with a conductive paste containing W powder, An insulating paste containing alumina powder or the like is screen-printed in the form of dots on the surface of the punched green sheet along the opening. Furthermore, after the same conductive paste as described above is screen-printed on the surface of any one of the green sheets, the plurality of green sheets are laminated and pressure-bonded and then fired, whereby the first insulating base 2a and the second insulating base Make 10a. Each of the above steps may be performed by taking a large number of pieces and then divided into pieces.

次いで、図4に示すように、第1絶縁基体2aにおけるキャビティ5の中段8に位置する一対の端子16上に、例えば、Agロウからなるハンダ24を配設し、該ハンダ24の上に第2絶縁基体10aの裏面12における一対の端子22を個別に載置し、且つ上記ハンダ24を溶融して、前記一対の電極19と第1絶縁基体2aにおける一対の前記外部端子18とを個別に導通可能としておく。
更に、前記一対のハンダ24を含む第1絶縁基体2aと第2絶縁基体10aとの前記隙間23に、エポキシ系樹脂からなる半液状の封止材25を、平面視で矩形枠状にして充填する。その結果、キャビティ5内に個別に実装された2種類の電子部品32,33を外部から封止したパッケージ1aを得ることができる。
Next, as shown in FIG. 4, solder 24 made of, for example, Ag solder is disposed on the pair of terminals 16 located in the middle stage 8 of the cavity 5 in the first insulating base 2 a, and the solder 24 made of Ag solder is disposed on the solder 24. 2 A pair of terminals 22 on the back surface 12 of the insulating base 10a are individually placed, and the solder 24 is melted to individually connect the pair of electrodes 19 and the pair of external terminals 18 on the first insulating base 2a. Keep it conductive.
Further, the gap 23 between the first insulating base 2a and the second insulating base 10a including the pair of solders 24 is filled with a semi-liquid sealing material 25 made of epoxy resin in a rectangular frame shape in plan view. To do. As a result, it is possible to obtain a package 1a in which two types of electronic components 32 and 33 individually mounted in the cavity 5 are sealed from the outside.

図5は、前記パッケージ1aの変形形態であるパッケージ1bの垂直断面図、図6は、図5中の部分拡大図である。
上記パッケージ1bは、図5,図6に示すように、前記同様のセラミック層c1〜c3を積層してなり、且つ表面3に前記同様のキャビティ5が開口する全体が箱形状の第1絶縁基体2bと、前記同様のセラミック層c4,c5を積層してなる平板状の第2絶縁基体10bとから構成されている。
第1絶縁基体2bが、前記第1絶縁基体2aと相違するのは、前記端子16、凹部導体17、および外部接続端子18に替えて、上層のセラミック層c3における平面視が矩形枠状の表面3における対向する一対の辺に個別に形成した端子26と、該端子26と裏面4に形成した一対の外部接続端子27との間を個別に接続するため外側面に形成した側面導体25とを有することである。更に、第1絶縁基体2bのキャビティ5における中段8上には、平面視が矩形枠状の金属層34が形成されている。尚、上記側面導体25、端子26、外部接続端子27、金属層34も、前記同様の金属からなる。
FIG. 5 is a vertical sectional view of a package 1b which is a modification of the package 1a, and FIG. 6 is a partially enlarged view of FIG.
As shown in FIGS. 5 and 6, the package 1b is formed by laminating the same ceramic layers c1 to c3 as described above, and has a box-shaped first insulating base in which the same cavity 5 is opened on the surface 3. 2b and a flat plate-like second insulating substrate 10b formed by laminating ceramic layers c4 and c5 similar to those described above.
The first insulating base 2b is different from the first insulating base 2a in that the surface of the upper ceramic layer c3 is a rectangular frame instead of the terminal 16, the recessed conductor 17, and the external connection terminal 18. 3 and a side conductor 25 formed on the outer surface for individually connecting the terminal 26 and a pair of external connection terminals 27 formed on the back surface 4. Is to have. Further, a metal layer 34 having a rectangular frame shape in plan view is formed on the middle stage 8 in the cavity 5 of the first insulating base 2b. The side conductor 25, the terminal 26, the external connection terminal 27, and the metal layer 34 are also made of the same metal as described above.

一方、第2絶縁基体10bが、前記第2絶縁基体10aと相違するのは、上層のセラミック層c5が下層のセラミック層c4に対し、対向する一対の辺で外側に若干突出していること、および、セラミック層c4,c5間に形成された配線層20の外端部側は、セラミック層c5の裏面側に露出し、且つ前記端子26と対向可能にされていることである。また、第2絶縁基体10bの裏面12の周辺部には、前記金属層34と対向可能な平面視が矩形枠状の金属層35が形成されている。尚、該金属層35も前記同様の金属からなる。
以上のようなパッケージ1bを組み立てるには、図5,図6に示すように、前記同様に、予め、第1絶縁基体2bのキャビティ5の底面6上に電子部品32を実装し、且つ第2絶縁基体10bの裏面12上に電子部品33を実装する。
On the other hand, the second insulating substrate 10b is different from the second insulating substrate 10a in that the upper ceramic layer c5 slightly protrudes outward at a pair of sides facing the lower ceramic layer c4, and The outer end side of the wiring layer 20 formed between the ceramic layers c4 and c5 is exposed to the back surface side of the ceramic layer c5 and can be opposed to the terminal 26. In addition, a metal layer 35 having a rectangular frame shape in plan view that can be opposed to the metal layer 34 is formed on the periphery of the back surface 12 of the second insulating base 10b. The metal layer 35 is also made of the same metal as described above.
In order to assemble the package 1b as described above, as shown in FIGS. 5 and 6, the electronic component 32 is mounted on the bottom surface 6 of the cavity 5 of the first insulating base 2b in advance, as shown in FIGS. An electronic component 33 is mounted on the back surface 12 of the insulating substrate 10b.

次に、第1絶縁基体2bにおける金属層34の全周上および一対の端子26の上にそれぞれAgロウなどからなるハンダ36,28を配設し且つ溶融する。尚、該ハンダ36は、本発明における封止材である。
かかる状態で、前記ハンダ36,28上に前記金属層35および配線層20の外端部側が個別に密着し、且つ前記同様の隙間23が形成されるように、第1絶縁基体2bの表面3および中段8上に、第2絶縁基体10bの裏面12側を接近させる。この際、前記同様に、第1絶縁基体2bにおける複数の凸部30の上端面が第2絶縁基体10bの裏面12に接触することにより、キャビティ5の高さが確定される。同時に、上記電子部品32,33が実装された当該キャビティ5が外部から封止される。以上によって、前記パッケージ1bを組み立てられる。
Next, solders 36 and 28 made of Ag solder or the like are disposed and melted on the entire circumference of the metal layer 34 and the pair of terminals 26 in the first insulating base 2b. The solder 36 is a sealing material in the present invention.
In this state, the surface 3 of the first insulating base 2b is formed such that the outer end portions of the metal layer 35 and the wiring layer 20 are in close contact with each other on the solders 36 and 28, and the same gap 23 is formed. Further, the back surface 12 side of the second insulating substrate 10b is brought close to the middle stage 8. At this time, similarly to the above, the heights of the cavities 5 are determined by the upper end surfaces of the plurality of convex portions 30 in the first insulating base 2b coming into contact with the back surface 12 of the second insulating base 10b. At the same time, the cavity 5 in which the electronic components 32 and 33 are mounted is sealed from the outside. Thus, the package 1b is assembled.

以上のようなパッケージ1a,1bによれば、前記第1絶縁基体2a,2bと第2絶縁基体10a,10bとに囲まれ且つ前者の凹部5からなるキャビティ5内に実装すべき2つの電子部品32,33のうち、少なくとも一方の厚みが変更されても、前記複数の凸部30の高さを調整することで、既存の第1絶縁基体2a,2bおよび第2絶縁基体10a,10bにより容易に対応できる。その結果、従来のように実装すべき電子部品の厚みが変更された場合、キャビティの厚み(高さ)ごとに応じて、第1絶縁基体や第2絶縁基体について大幅な設計変更をしたり、パッケージの種類ごとに同様な製造工程を別途に行う必要が解消される。
しかも、少ないセラミック(絶縁材料)を追加することで、複数の点状体からなる凸部30を容易に形成できるので、前記第1絶縁基体2a,2bや第2絶縁基体10a,10bを簡単な製造工程で、低コストで製造することも可能となる。
従って、前記第1絶縁基体2a,2bおよび第2絶縁基体10a,10bからなる形態のパッケージ1a,1bの生産効率を高められ、且つそれらの製造コストを低減することが可能となる。
According to the packages 1a and 1b as described above, two electronic components to be mounted in the cavity 5 which is surrounded by the first insulating bases 2a and 2b and the second insulating bases 10a and 10b and which is formed by the former concave portion 5. Even if the thickness of at least one of 32 and 33 is changed, the existing first insulating bases 2a and 2b and the second insulating bases 10a and 10b can be easily adjusted by adjusting the heights of the plurality of convex portions 30. It can correspond to. As a result, when the thickness of the electronic component to be mounted is changed as in the prior art, depending on the thickness (height) of the cavity, the design of the first insulating base and the second insulating base is significantly changed, The need to perform a similar manufacturing process separately for each type of package is eliminated.
Moreover, by adding a small amount of ceramic (insulating material), it is possible to easily form the convex portions 30 made up of a plurality of dot-like bodies, so that the first insulating bases 2a, 2b and the second insulating bases 10a, 10b can be made simple. In the manufacturing process, it can be manufactured at low cost.
Accordingly, it is possible to increase the production efficiency of the packages 1a and 1b having the first insulating bases 2a and 2b and the second insulating bases 10a and 10b, and to reduce the manufacturing cost thereof.

図7は、前記とは異なる形態のパッケージ1cを示す垂直断面図、図8は、図7中の部分拡大図、図9は、上記パッケージ1cに用いる第2絶縁基体10cを示す斜視図、図10は、図8とは直交する視覚における部分拡大図である。
上記パッケージ1cは、図7に示すように、平面視が矩形状で且つ全体が深い箱形状である前記同様の第1絶縁基体2bと、平面視が矩形状で且つ全体が浅い箱形状の第2絶縁基体10cとから構成されている。本パッケージ1cが前記パッケージ1a,1bと相違するのは、図7〜図10に示すように、第1絶縁基体2bの中段8には、前記複数の凸部30がないこと、第2絶縁基体10cの裏面12の中央側には、底面視が矩形の天井面38およびその四辺から垂下した側面39からなる凹部37が形成されていること、該裏面12の凹部37の開口部を囲む周辺部には、複数の凸部31が互いに離隔して突設されていることである。
尚、上記中段8とその四辺から立設した上側面9も、第1絶縁基体2bの表面3側の周辺部に相当する。
7 is a vertical sectional view showing a package 1c having a different form from the above, FIG. 8 is a partially enlarged view of FIG. 7, and FIG. 9 is a perspective view showing a second insulating substrate 10c used in the package 1c. 10 is a partially enlarged view in vision perpendicular to FIG.
As shown in FIG. 7, the package 1c has a rectangular shape in plan view and the same first insulating base 2b having a deep box shape as a whole, and a first box shape in a box shape that has a rectangular shape in plan view and a shallow shape. And 2 insulating bases 10c. The present package 1c is different from the packages 1a and 1b in that, as shown in FIGS. 7 to 10, the middle stage 8 of the first insulating base 2b does not have the plurality of convex portions 30, and the second insulating base. A concave portion 37 is formed on the center side of the back surface 12 of 10c. The concave portion 37 is formed of a ceiling surface 38 that is rectangular in bottom view and a side surface 39 that hangs from the four sides thereof. In other words, the plurality of convex portions 31 are provided so as to be spaced apart from each other.
The middle stage 8 and the upper side surface 9 erected from the four sides also correspond to the peripheral part on the surface 3 side of the first insulating base 2b.

前記第2絶縁基体10cは、下層のセラミック層c4の中央側を貫通する平面視が矩形状の貫通孔を設けたことで、前記凹部37を裏面12の中央側に開口している。また、該凹部37の開口部に沿った裏面12側の周辺部には、前記同様のセラミックからなる複数の凸部31が互いの位置を離隔して突設されている。更に、図9,図10に示すように、第2絶縁基体10cでは、対向する一対の辺で上層のセラミック層c5が下層のセラミック層c4よりも若干外側に突出しており、前記凹部37の天井面38に形成された左右一対の電極40は、セラミック層c4,c5間およびセラミック層c5の裏面に沿って外側面まで形成された一対の配線層42と個別に接続されている。
尚、底面視が矩形枠状である裏面12の周辺部には、前記同様の金属層35が形成されていると共に、該金属層35は、第1絶縁基体2bの表面3側における周辺部の中段8に形成された前記同様の金属層34と垂直方向で対向している。
また、前記凹部5と凹部37とは、次述するように、第1絶縁基体2bの上に第2絶縁基体10cを積層した際に、単一のキャビティ5cを形成する。
The second insulating base 10c is provided with a through hole having a rectangular shape in plan view that passes through the center side of the lower ceramic layer c4, thereby opening the recess 37 on the center side of the back surface 12. In addition, a plurality of convex portions 31 made of the same ceramic as described above protrude from the peripheral portion on the back surface 12 side along the opening of the concave portion 37 so as to be spaced apart from each other. Furthermore, as shown in FIGS. 9 and 10, in the second insulating base 10c, the upper ceramic layer c5 protrudes slightly outside the lower ceramic layer c4 at a pair of opposing sides, and the ceiling of the recess 37 The pair of left and right electrodes 40 formed on the surface 38 are individually connected to a pair of wiring layers 42 formed between the ceramic layers c4 and c5 and along the back surface of the ceramic layer c5 up to the outer surface.
In addition, a metal layer 35 similar to the above is formed in the peripheral portion of the back surface 12 having a rectangular frame shape when viewed from the bottom, and the metal layer 35 is a peripheral portion on the surface 3 side of the first insulating base 2b. It faces the same metal layer 34 formed in the middle stage 8 in the vertical direction.
Further, the concave portion 5 and the concave portion 37 form a single cavity 5c when the second insulating base 10c is laminated on the first insulating base 2b as described below.

前記パッケージ1cは、以下のようにして組み立てられる。
予め、前記同様な複数の工程によって、第1絶縁基体2bおよび第2絶縁基体10cを制作しておく。
次に、図7,図8,図10に示すように、第1絶縁基体2bの凹部5内に電子部品32を実装し、且つ第2絶縁基体10cの凹部37内に電子部品33を実装する。次いで、第1絶縁基体2bの金属層34の上に沿って、前記同様のハンダ(封止材)36を配設し、一対の端子26上にハンダ28を配置する。
更に、上記第1絶縁基体2bの中段8および表面3の上方に、前記第2絶縁基体10cを積層した後、上記ハンダ28,36を溶融する。この際、第2絶縁基体10c側における複数の凸部31の下端(先端)が第1絶縁基体2bの中段8に接触することで、前記凹部5および凹部37からなり、前者の底面6と後者の天井面38との間の高さ(厚み)を有するキャビティ5cが確定される。同時に、第1絶縁基体2bの中段8と第2絶縁基体10cの裏面12との間に隙間23が形成されると共に、前記ハンダ36が上下の金属層34,35間に沿って挟まれることで、上記キャビティ5cが外部から封止される。これにより、図7に示すようなパッケージ1cが得られる。
以上のようなパッケージ1cによっても、前記パッケージ1a,1bと同様な効果を奏することが可能となる。
The package 1c is assembled as follows.
The first insulating base 2b and the second insulating base 10c are produced in advance by a plurality of processes similar to those described above.
Next, as shown in FIGS. 7, 8, and 10, the electronic component 32 is mounted in the recess 5 of the first insulating base 2b, and the electronic component 33 is mounted in the recess 37 of the second insulating base 10c. . Next, the same solder (sealing material) 36 is disposed on the metal layer 34 of the first insulating base 2 b, and the solder 28 is disposed on the pair of terminals 26.
Further, after laminating the second insulating base 10c above the middle stage 8 and the surface 3 of the first insulating base 2b, the solder 28 and 36 are melted. At this time, the lower ends (tips) of the plurality of convex portions 31 on the second insulating base 10c side come into contact with the middle stage 8 of the first insulating base 2b, so that the concave portion 5 and the concave portion 37 are formed. The cavity 5c having a height (thickness) between the ceiling surface 38 and the ceiling surface 38 is determined. At the same time, a gap 23 is formed between the middle stage 8 of the first insulating base 2b and the back surface 12 of the second insulating base 10c, and the solder 36 is sandwiched between the upper and lower metal layers 34 and 35. The cavity 5c is sealed from the outside. Thereby, a package 1c as shown in FIG. 7 is obtained.
Even with the package 1c as described above, the same effects as those of the packages 1a and 1b can be obtained.

図11(A)は、前記パッケージ1aの第1絶縁基体2aにおいて、前記キャビティ5を囲む中段8上に形成した前記とは異なる形態である複数の凸部44,45を示す概略(平面)図である。該凸部44,45は、前記同様のセラミックからなり、図示のように、長手方向がキャビティ5の開口部に沿った長さの異なる帯状体であり、且つ互いに離隔している。該凸部44,45も、前記凸部30,31と同様に、アルミナ粉末などを含む絶縁性ペーストを前記セラミック層c2となるグリーンシートの表面にスクリーン印刷した後、焼成したものである。
また、図11(B)は、前記第1絶縁基体2aのキャビティ5を囲む中段8上に、該キャビティ5の各コーナを囲むように、平面視がL字形状を呈し且つ互いに対称に形成された帯状体である複数(4個)の凸部46を示す。該凸部46も前記同様のセラミックからなる。
FIG. 11A is a schematic (plan) view showing a plurality of convex portions 44 and 45 having a different form from the above formed on the middle stage 8 surrounding the cavity 5 in the first insulating base 2a of the package 1a. It is. The convex portions 44 and 45 are made of the same ceramic as described above, and as shown in the drawing, the longitudinal directions are strips having different lengths along the opening of the cavity 5 and are separated from each other. Similarly to the convex portions 30 and 31, the convex portions 44 and 45 are obtained by screen-printing an insulating paste containing alumina powder or the like on the surface of the green sheet serving as the ceramic layer c2, and then firing.
FIG. 11B shows an L-shape in plan view on the middle stage 8 surrounding the cavity 5 of the first insulating base 2a so as to surround each corner of the cavity 5 and are symmetrical to each other. A plurality of (four) convex portions 46, which are strip-shaped bodies, are shown. The convex portion 46 is also made of the same ceramic as described above.

更に、図12(A)は、前記第1絶縁基体2aのキャビティ5を囲む中段8上に、該キャビティ5において対向する左右の各辺を囲むように、平面視がコ字形状を呈し、且つ互いに対称に形成された枠状体である一対(複数)の凸部47を示す。該凸部47も、前記同様のセラミックからなり、平面視で長辺48の両端に一対の短辺49を直角に接続している。
加えて、図12(B)は、前記第1絶縁基体2aのキャビティ5を囲む中段8上に、該キャビティ5の開口部を囲むように、平面視が正方形(矩形)状を呈し且つ単一の枠状体である凸部50を示す。該凸部50も前記同様のセラミックからなる。
以上の凸部44〜47,50を、前記凸部30,31に替えた場合でも、前記パッケージ1a〜1cは、前記同様の効果を奏することが可能となる。
尚、以上のような凸部44〜47,50における最上部(先端)の高さは、ほぼ同一となるように予め揃えられている。
更に、前記凸部44〜47,50は、前記第2絶縁基体10cの裏面12における周辺部から垂下するようにして、形成することも可能である。
Furthermore, FIG. 12A shows a U-shape in plan view on the middle step 8 surrounding the cavity 5 of the first insulating base 2a so as to surround the left and right sides facing each other in the cavity 5. A pair (plurality) of convex portions 47, which are frame-like bodies formed symmetrically to each other, are shown. The convex portion 47 is also made of the same ceramic as described above, and has a pair of short sides 49 connected at right angles to both ends of the long side 48 in plan view.
In addition, FIG. 12B shows a square (rectangular) shape in plan view so as to surround the opening of the cavity 5 on the middle stage 8 surrounding the cavity 5 of the first insulating base 2a. The convex part 50 which is a frame-shaped body is shown. The convex portion 50 is also made of the same ceramic as described above.
Even when the convex portions 44 to 47 and 50 are replaced with the convex portions 30 and 31, the packages 1a to 1c can achieve the same effects as described above.
Note that the heights of the uppermost portions (tips) of the convex portions 44 to 47, 50 as described above are aligned in advance so as to be substantially the same.
Furthermore, the convex portions 44 to 47, 50 can be formed so as to hang from the peripheral portion of the back surface 12 of the second insulating base 10c.

本発明は、以上において説明した各形態に限定されるものではない。
例えば、前記第1絶縁基体および第2絶縁基体を構成する絶縁材には、例えば、エポキシ系の樹脂を適用しても良い。この場合、前記電極14や配線層20などの導体には、CuやAgなどが適用され、前記第1および第2絶縁基体は、例えば、フォトリソグラフィー技術によって制作される。
また、前記複数の凸部30,31,44,45は、それらの一部を前記第1絶縁基体に形成し、且つ残部を前記第2絶縁基体に形成することも可能である。
更に、前記凸部44〜47の相互間ごとに、前記凸部30,31を配置することも可能である。
また、前記凸部30,31,44〜47,50を含む前記パッケージ1a〜1cは、これらを複数個併有する多数個取り用の形態であっても良い。
更に、前記キャビティを形成する第1絶縁基体の凹部や、第2絶縁基体の裏面または凹部には、それぞれに複数の電子部品を実装しても良い。
加えて、前記キャビティに実装される複数の電子部品は、互いに異種である場合はもちろん、同種であっても良い。
The present invention is not limited to the embodiments described above.
For example, an epoxy resin, for example, may be applied to the insulating material constituting the first insulating base and the second insulating base. In this case, Cu, Ag, or the like is applied to the conductors such as the electrode 14 and the wiring layer 20, and the first and second insulating bases are produced by, for example, a photolithography technique.
Further, it is also possible to form a part of the plurality of convex portions 30, 31, 44, 45 on the first insulating base and to form the rest on the second insulating base.
Furthermore, it is also possible to arrange the convex portions 30 and 31 between the convex portions 44 to 47.
Further, the packages 1a to 1c including the convex portions 30, 31, 44 to 47, 50 may be in a multi-piece form having a plurality of these.
Furthermore, a plurality of electronic components may be mounted on the concave portion of the first insulating base and the back surface or concave portion of the second insulating base forming the cavity.
In addition, the plurality of electronic components mounted in the cavity may be the same type as well as different types.

本発明によれば、第1絶縁基体と第2絶縁基体とに囲まれた空間に実装される複数の電子部品の厚みが変化しても、共通の第1および第2の絶縁基体によって上記複数の電子部品を確実に上記空間内に実装できるパッケージを確実に提供することが可能となる。   According to the present invention, even if the thickness of the plurality of electronic components mounted in the space surrounded by the first insulating base and the second insulating base changes, the plurality of the electronic parts are shared by the common first and second insulating bases. It is possible to reliably provide a package that can securely mount the electronic component in the space.

1a〜1c…………………………パッケージ
2a,2b…………………………第1絶縁基体
3,11……………………………表面
4,12……………………………裏面
5……………………………………凹部/キャビティ
5c…………………………………キャビティ
10a〜10c……………………第2絶縁基体
23…………………………………隙間
25,36…………………………封止材
30,31,44〜47,50…凸部
37…………………………………凹部
c1〜c5…………………………セラミック層(絶縁材)
1a to 1c ………………………… Package 2a, 2b ………………………… First insulating substrate 3,11 ……………………… Surface 4,12… ………………………… Back 5 …………………………………… Recess / Cavity 5c …………………………………… Cavities 10a-10c ……… …………… Second insulating substrate 23 ………………………………… Gap 25, 36 ………………………… Sealing material 30, 31, 44 to 47, 50… Convex part 37 …………………………………… Concave part c1 to c5 ………………………… Ceramic layer (insulating material)

Claims (5)

絶縁材からなり、表面および裏面を有する第1絶縁基体と、
絶縁材からなり、表面および裏面を有し、且つ上記第1絶縁基体の上側に積層される第2絶縁基体と、
上記第1絶縁基体の表面または第2絶縁基体の裏面の少なくとも何れか一方に開口し、且つ単一のキャビティを形成する凹部と、
上記第1絶縁基体の表面側の周辺部と第2絶縁基体の裏面側の周辺部との間に沿って位置し、且つ封止材を充填するための隙間と、を含むパッケージであって、
上記第1絶縁基体の表面側の周辺部と第2絶縁基体の裏面側の周辺部との少なくとも一方には、他方の周辺部に先端が接触する単数あるいは複数の凸部が形成されている、
ことを特徴とするパッケージ。
A first insulating substrate made of an insulating material and having a front surface and a back surface;
A second insulating substrate made of an insulating material, having a front surface and a back surface, and laminated on the first insulating substrate;
A recess opening in at least one of the front surface of the first insulating base or the back surface of the second insulating base and forming a single cavity;
A package that is located between a peripheral portion on the front surface side of the first insulating substrate and a peripheral portion on the back surface side of the second insulating substrate and includes a gap for filling with a sealing material,
At least one of the peripheral portion on the front surface side of the first insulating substrate and the peripheral portion on the back surface side of the second insulating substrate is formed with one or a plurality of convex portions whose tips contact the other peripheral portion.
Package characterized by that.
前記凸部は、平面視で互いの位置が離隔している複数の点状体からなる、
ことを特徴とする請求項1に記載のパッケージ。
The convex portion is composed of a plurality of point-like bodies whose positions are separated from each other in plan view.
The package according to claim 1.
前記凸部は、平面視で長手方向が前記キャビティの開口部に沿った複数の帯状体からなる、
ことを特徴とする請求項1に記載のパッケージ。
The convex portion is composed of a plurality of strips whose longitudinal direction is along the opening of the cavity in plan view.
The package according to claim 1.
前記凸部は、平面視で前記凹部の開口部に沿って該開口部を囲む複数または単一の枠状体である、
ことを特徴とする請求項1に記載のパッケージ。
The convex portion is a plurality or a single frame-like body surrounding the opening portion along the opening portion of the concave portion in plan view.
The package according to claim 1.
前記第1絶縁基体の表面側の周辺部および第2絶縁基体の裏面側の周辺部には、前記キャビティを囲む平面視が矩形枠状の金属層がそれぞれ形成されている、
ことを特徴とする請求項1乃至4の何れか一項に記載のパッケージ。
In the peripheral portion on the front surface side of the first insulating substrate and the peripheral portion on the back surface side of the second insulating substrate, a metal layer having a rectangular frame shape in plan view surrounding the cavity is formed.
The package according to any one of claims 1 to 4, characterized in that:
JP2013251569A 2013-12-05 2013-12-05 Package Pending JP2015109353A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013251569A JP2015109353A (en) 2013-12-05 2013-12-05 Package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013251569A JP2015109353A (en) 2013-12-05 2013-12-05 Package

Publications (1)

Publication Number Publication Date
JP2015109353A true JP2015109353A (en) 2015-06-11

Family

ID=53439515

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013251569A Pending JP2015109353A (en) 2013-12-05 2013-12-05 Package

Country Status (1)

Country Link
JP (1) JP2015109353A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101662558B1 (en) * 2015-08-10 2016-10-05 칩본드 테크놀러지 코포레이션 Semoconductor package structure having hollow chamber, bottom substrate and manufacturing process thereof
JP2017054856A (en) * 2015-09-07 2017-03-16 株式会社東芝 Electronic component

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002353766A (en) * 2001-03-19 2002-12-06 Seiko Epson Corp Piezoelectric device
JP2005109576A (en) * 2003-09-26 2005-04-21 Kyocera Corp Piezoelectric oscillator
JP2005243739A (en) * 2004-02-24 2005-09-08 Kyocera Corp Package for accommodating electronic component, and electronic equipment
JP2007251766A (en) * 2006-03-17 2007-09-27 Nippon Dempa Kogyo Co Ltd Crystal oscillator for surface mounting

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002353766A (en) * 2001-03-19 2002-12-06 Seiko Epson Corp Piezoelectric device
JP2005109576A (en) * 2003-09-26 2005-04-21 Kyocera Corp Piezoelectric oscillator
JP2005243739A (en) * 2004-02-24 2005-09-08 Kyocera Corp Package for accommodating electronic component, and electronic equipment
JP2007251766A (en) * 2006-03-17 2007-09-27 Nippon Dempa Kogyo Co Ltd Crystal oscillator for surface mounting

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101662558B1 (en) * 2015-08-10 2016-10-05 칩본드 테크놀러지 코포레이션 Semoconductor package structure having hollow chamber, bottom substrate and manufacturing process thereof
US9508676B1 (en) 2015-08-10 2016-11-29 Chipbond Technology Corporation Semiconductor package structure having hollow chamber and bottom substrate and package process thereof
JP2017054856A (en) * 2015-09-07 2017-03-16 株式会社東芝 Electronic component

Similar Documents

Publication Publication Date Title
TWI604572B (en) Ceramic package, electronic component device, and method for manufacturing the electronic component device
JP2006261308A (en) Package for mounting electronic component, and package assembly substrate
TW201501262A (en) Semiconductor package
JP2014022491A (en) Semiconductor light-emitting device and manufacturing method of the same
JP2015109353A (en) Package
JP6803195B2 (en) Sensor board and sensor device
JP6383147B2 (en) package
JP2020113722A (en) package
JP2017076698A (en) Wiring board and manufacturing method of the same
JP6573515B2 (en) Ceramic substrate
JP2014082336A (en) Packaged device and method of manufacturing package material
JP2018049988A (en) Wiring substrate, electronic device, and electronic module
JP2013026506A (en) Electronic component storing package and electronic apparatus
JP2016006846A (en) Wiring board and electronic apparatus
JP2007180080A (en) Ceramic package and manufacturing method therefor
JP2007242990A (en) Ceramic package and its manufacturing method
JP2002314338A (en) Piezo-oscillator and method of manufacturing the same
JP2015069981A (en) Wiring board and electronic device
US11056635B2 (en) Electronic component housing package, electronic device, and electronic module
JP2017212256A (en) Electronic device package and electronic device
JP6321477B2 (en) Electronic component storage package, package assembly, and method of manufacturing electronic component storage package
JP2016225957A (en) Ceramic package
JP2016111246A (en) Electronic component housing package
JP2007258741A (en) Electronic component, shield cover, mother substrate for multipieces, wiring board, and electronic apparatus
JP2018050025A (en) Wiring board, electronic apparatus, and electronic module

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20161008

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20170821

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170823

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171006

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20171219

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180209

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20180529