JP4413936B2 - グラフィックス処理の最適化方法 - Google Patents
グラフィックス処理の最適化方法 Download PDFInfo
- Publication number
- JP4413936B2 JP4413936B2 JP2007035802A JP2007035802A JP4413936B2 JP 4413936 B2 JP4413936 B2 JP 4413936B2 JP 2007035802 A JP2007035802 A JP 2007035802A JP 2007035802 A JP2007035802 A JP 2007035802A JP 4413936 B2 JP4413936 B2 JP 4413936B2
- Authority
- JP
- Japan
- Prior art keywords
- graphics
- processor
- processors
- polygons
- geometry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims description 72
- 238000012545 processing Methods 0.000 title claims description 58
- 238000005457 optimization Methods 0.000 title description 8
- 239000000872 buffer Substances 0.000 claims description 86
- 238000009877 rendering Methods 0.000 claims description 60
- 238000004422 calculation algorithm Methods 0.000 claims description 16
- 230000015654 memory Effects 0.000 claims description 13
- 238000004458 analytical method Methods 0.000 claims description 9
- 238000004891 communication Methods 0.000 description 27
- 238000004364 calculation method Methods 0.000 description 17
- 230000008569 process Effects 0.000 description 11
- 230000008859 change Effects 0.000 description 7
- 238000006243 chemical reaction Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 6
- 238000013459 approach Methods 0.000 description 3
- 230000009466 transformation Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000007405 data analysis Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000000844 transformation Methods 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008094 contradictory effect Effects 0.000 description 1
- 238000013480 data collection Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 238000007619 statistical method Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5083—Techniques for rebalancing the load in a distributed system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5061—Partitioning or combining of resources
- G06F9/5066—Algorithms for mapping a plurality of inter-dependent sub-tasks onto a plurality of physical CPUs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/50—Indexing scheme relating to G06F9/50
- G06F2209/501—Performance criteria
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T2210/00—Indexing scheme for image generation or computer graphics
- G06T2210/52—Parallel processing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/121—Frame memory handling using a cache memory
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Graphics (AREA)
- Image Generation (AREA)
- Image Processing (AREA)
Description
本発明の他の態様は、グラフィックスデータを処理するグラフィックス処理回路を有するコンピュータシステムに関する。好適には、コンピュータシステムは、グラフィックタスクの少なくとも一部を少なくとも部分的に実行する少なくとも1つのジオメトリプロセッサを含む。また、グラフィックタスクの少なくとも他の一部を少なくとも部分的に実行する少なくとも1つのグラフィックプロセッサも設ける。
上述した本発明の特徴および利点は、以下に詳述する好適な実施形態の説明と添付図面とを考慮すればよりよく理解できる。
ただしこれにより、平均ポリゴンサイズが少し増大し、ある期間中にレンダリングするポリゴン数が少し減少しうるが、これは2つのジオメトリエンジン−1つのグラフィックプロセッサを設ける現在のクロスバーチャネルおよびバッファ514の構成にはほとんど影響しない。
グラフィックプロセッサ508,510および512は、1対1クロスバーチャネル812を介してDLFIFOバッファ810に接続される。ただし、図ではより詳細に示す。レンダリング制御プロセッサ522はグラフィックプロセッサ508,510および512からパフォーマンスデータを採取して、フィードバックチャネル526によって制御プロセッサ524へ送信する。
Claims (6)
- グラフィックス処理の最適化方法であって、
第1の数のジオメトリプロセッサをグラフィックタスクに割当て、第2の数のグラフィックプロセッサをグラフィックタスクに割当て、前記第1の数のジオメトリプロセッサはオブジェクトデータをポリゴンの頂点データに変換し、前記第2の数のグラフィックプロセッサは前記ポリゴンをバッファメモリ内へレンダリングするステップと、
前記第2の数のグラフィックプロセッサからある期間にわたってパフォーマンスデータを採取するステップと、
前記採取したパフォーマンスデータをアルゴリズムで分析するステップと、
前記採取したパフォーマンスデータの分析結果に応じて、レンダリングするオブジェクトのテッセレーションを増やすことにより、前記第1の数のジオメトリプロセッサによって生成されるポリゴンの数を増やし、かつポリゴンの平均サイズを小さくするステップとを含み、
採取する前記パフォーマンスデータは、
レンダリングされたポリゴンの数とレンダリングされた画素の数とを用いて計算された平均ポリゴンサイズと、
集計されたテクスチャミスの数と、
集計されたDRAM改ページ数と、
を含むことを特徴とする方法。 - 請求項1に記載の方法において、前記レンダリングされたポリゴンの平均サイズは、レンダリングされた画素を集計し、これをレンダリングされたポリゴンの数で除算することにより計算することを特徴とする方法。
- グラフィックス処理を最適化する方法であって、
第1の数のジオメトリプロセッサをグラフィックタスクに割当て、第2の数のグラフィックプロセッサをグラフィックタスクに割当て、前記第1の数のジオメトリプロセッサはオブジェクトデータを、複数の画素を有するポリゴンの頂点データに変換し、前記第2の数のグラフィックプロセッサは前記ポリゴンをバッファメモリ内へレンダリングするステップと、
前記第2の数のグラフィックプロセッサからある期間にわたってパフォーマンスデータを採取するステップと、
前記採取したパフォーマンスデータをアルゴリズムで分析するステップと、
前記採取したパフォーマンスデータの分析結果に応じて、生成するオブジェクトのテッセレーションを少なくすることにより、前記第1の数のジオメトリプロセッサによって生成されるポリゴンの数を減らし、かつポリゴンの平均サイズを大きくするステップとを含み、
採取する前記パフォーマンスデータは、ポリゴンの平均サイズを含むことを特徴とする方法。 - 請求項3に記載の方法において、前記ポリゴン平均サイズは、
レンダリングされたポリゴンの数とレンダリングされた画素の数とをカウントし、
レンダリングされた画素を集計し、
レンダリングされたポリゴンの数をレンダリングされた画素の数で除算することにより計算することを特徴とする方法。 - 請求項3に記載の方法において、前記パフォーマンスデータを分析するステップは、ポリゴン平均サイズが特定サイズより小さいかどうか検査するステップを含む方法。
- 請求項3に記載の方法において、前記パフォーマンスデータを分析するステップは、ポリゴン平均サイズが画素のサイズより小さいかどうかを検査するステップを含む方法。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/095,213 US6919896B2 (en) | 2002-03-11 | 2002-03-11 | System and method of optimizing graphics processing |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003575269A Division JP2005520234A (ja) | 2002-03-11 | 2003-03-11 | グラフィックス処理の最適化システムおよび方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007179563A JP2007179563A (ja) | 2007-07-12 |
JP4413936B2 true JP4413936B2 (ja) | 2010-02-10 |
Family
ID=27788216
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003575269A Pending JP2005520234A (ja) | 2002-03-11 | 2003-03-11 | グラフィックス処理の最適化システムおよび方法 |
JP2007035802A Expired - Lifetime JP4413936B2 (ja) | 2002-03-11 | 2007-02-16 | グラフィックス処理の最適化方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003575269A Pending JP2005520234A (ja) | 2002-03-11 | 2003-03-11 | グラフィックス処理の最適化システムおよび方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US6919896B2 (ja) |
EP (2) | EP1662441B1 (ja) |
JP (2) | JP2005520234A (ja) |
KR (1) | KR100959468B1 (ja) |
CN (1) | CN1317682C (ja) |
AU (1) | AU2003212649A1 (ja) |
DE (1) | DE60331482D1 (ja) |
WO (1) | WO2003077120A2 (ja) |
Families Citing this family (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6671407B1 (en) * | 1999-10-19 | 2003-12-30 | Microsoft Corporation | System and method for hashing digital images |
US6973574B2 (en) * | 2001-04-24 | 2005-12-06 | Microsoft Corp. | Recognizer of audio-content in digital signals |
US7356188B2 (en) * | 2001-04-24 | 2008-04-08 | Microsoft Corporation | Recognizer of text-based work |
US6996273B2 (en) | 2001-04-24 | 2006-02-07 | Microsoft Corporation | Robust recognizer of perceptually similar content |
US7020775B2 (en) | 2001-04-24 | 2006-03-28 | Microsoft Corporation | Derivation and quantization of robust non-local characteristics for blind watermarking |
US7006703B2 (en) * | 2002-06-28 | 2006-02-28 | Microsoft Corporation | Content recognizer via probabilistic mirror distribution |
US8259121B2 (en) | 2002-10-22 | 2012-09-04 | Broadcom Corporation | System and method for processing data using a network |
US7990390B2 (en) | 2002-10-22 | 2011-08-02 | Broadcom Corporation | Multi-pass system and method supporting multiple streams of video |
US7075542B1 (en) * | 2002-11-12 | 2006-07-11 | Ati Technologies Inc. | Selectable multi-performance configuration |
US6885376B2 (en) * | 2002-12-30 | 2005-04-26 | Silicon Graphics, Inc. | System, method, and computer program product for near-real time load balancing across multiple rendering pipelines |
US7119808B2 (en) * | 2003-07-15 | 2006-10-10 | Alienware Labs Corp. | Multiple parallel processor computer graphics system |
US20080211816A1 (en) * | 2003-07-15 | 2008-09-04 | Alienware Labs. Corp. | Multiple parallel processor computer graphics system |
US7075541B2 (en) * | 2003-08-18 | 2006-07-11 | Nvidia Corporation | Adaptive load balancing in a multi-processor graphics processing system |
US7782325B2 (en) * | 2003-10-22 | 2010-08-24 | Alienware Labs Corporation | Motherboard for supporting multiple graphics cards |
US9659339B2 (en) | 2003-10-29 | 2017-05-23 | Nvidia Corporation | Programmable graphics processor for multithreaded execution of programs |
US8174531B1 (en) * | 2003-10-29 | 2012-05-08 | Nvidia Corporation | Programmable graphics processor for multithreaded execution of programs |
US8860737B2 (en) * | 2003-10-29 | 2014-10-14 | Nvidia Corporation | Programmable graphics processor for multithreaded execution of programs |
US7961194B2 (en) | 2003-11-19 | 2011-06-14 | Lucid Information Technology, Ltd. | Method of controlling in real time the switching of modes of parallel operation of a multi-mode parallel graphics processing subsystem embodied within a host computing system |
US20080079737A1 (en) | 2003-11-19 | 2008-04-03 | Reuven Bakalash | Multi-mode parallel graphics rendering and display system supporting real-time detection of mode control commands (MCCS) programmed within pre-profiled scenes of the graphics-based application |
WO2005050557A2 (en) * | 2003-11-19 | 2005-06-02 | Lucid Information Technology Ltd. | Method and system for multiple 3-d graphic pipeline over a pc bus |
US7015914B1 (en) * | 2003-12-10 | 2006-03-21 | Nvidia Corporation | Multiple data buffers for processing graphics data |
US7831832B2 (en) | 2004-01-06 | 2010-11-09 | Microsoft Corporation | Digital goods representation based upon matrix invariances |
US20050156930A1 (en) * | 2004-01-20 | 2005-07-21 | Matsushita Electric Industrial Co., Ltd. | Rendering device and rendering method |
US20050165690A1 (en) * | 2004-01-23 | 2005-07-28 | Microsoft Corporation | Watermarking via quantization of rational statistics of regions |
US20050275760A1 (en) * | 2004-03-02 | 2005-12-15 | Nvidia Corporation | Modifying a rasterized surface, such as by trimming |
EP2341432A1 (en) | 2004-03-13 | 2011-07-06 | Adaptive Computing Enterprises, Inc. | System and method of co-allocating a reservation spanning different compute resources types |
WO2005089236A2 (en) | 2004-03-13 | 2005-09-29 | Cluster Resources, Inc. | System and method for providing intelligent pre-staging of data in a compute environment |
US7890629B2 (en) | 2004-03-13 | 2011-02-15 | Adaptive Computing Enterprises, Inc. | System and method of providing reservation masks within a compute environment |
US8782654B2 (en) | 2004-03-13 | 2014-07-15 | Adaptive Computing Enterprises, Inc. | Co-allocating a reservation spanning different compute resources types |
WO2005089246A2 (en) | 2004-03-13 | 2005-09-29 | Cluster Resources, Inc. | System and method for providiing advanced reservations in a compute environment |
US7770014B2 (en) * | 2004-04-30 | 2010-08-03 | Microsoft Corporation | Randomized signal transforms and their applications |
US7570267B2 (en) * | 2004-05-03 | 2009-08-04 | Microsoft Corporation | Systems and methods for providing an enhanced graphics pipeline |
US7978205B1 (en) | 2004-05-03 | 2011-07-12 | Microsoft Corporation | Systems and methods for providing an enhanced graphics pipeline |
US20070266388A1 (en) | 2004-06-18 | 2007-11-15 | Cluster Resources, Inc. | System and method for providing advanced reservations in a compute environment |
US8176490B1 (en) | 2004-08-20 | 2012-05-08 | Adaptive Computing Enterprises, Inc. | System and method of interfacing a workload manager and scheduler with an identity manager |
JP4450853B2 (ja) * | 2004-09-16 | 2010-04-14 | エヌヴィディア コーポレイション | 負荷分散 |
US7721118B1 (en) * | 2004-09-27 | 2010-05-18 | Nvidia Corporation | Optimizing power and performance for multi-processor graphics processing |
US8271980B2 (en) | 2004-11-08 | 2012-09-18 | Adaptive Computing Enterprises, Inc. | System and method of providing system jobs within a compute environment |
US7576745B1 (en) | 2004-11-17 | 2009-08-18 | Nvidia Corporation | Connecting graphics adapters |
US7477256B1 (en) | 2004-11-17 | 2009-01-13 | Nvidia Corporation | Connecting graphics adapters for scalable performance |
US8066515B2 (en) * | 2004-11-17 | 2011-11-29 | Nvidia Corporation | Multiple graphics adapter connection systems |
US8134568B1 (en) | 2004-12-15 | 2012-03-13 | Nvidia Corporation | Frame buffer region redirection for multiple graphics adapters |
US8212831B1 (en) | 2004-12-15 | 2012-07-03 | Nvidia Corporation | Broadcast aperture remapping for multiple graphics adapters |
US7372465B1 (en) | 2004-12-17 | 2008-05-13 | Nvidia Corporation | Scalable graphics processing for remote display |
CN101849227A (zh) | 2005-01-25 | 2010-09-29 | 透明信息技术有限公司 | 在单片构造的硅芯片上采用多个图形核心的图形处理和显示系统 |
US8863143B2 (en) | 2006-03-16 | 2014-10-14 | Adaptive Computing Enterprises, Inc. | System and method for managing a hybrid compute environment |
US7996455B2 (en) | 2005-06-17 | 2011-08-09 | Adaptive Computing Enterprises, Inc. | System and method for providing dynamic roll-back reservations in time |
US9231886B2 (en) | 2005-03-16 | 2016-01-05 | Adaptive Computing Enterprises, Inc. | Simple integration of an on-demand compute environment |
ES2614751T3 (es) | 2005-04-07 | 2017-06-01 | Iii Holdings 12, Llc | Acceso bajo demanda a recursos informáticos |
US10026140B2 (en) | 2005-06-10 | 2018-07-17 | Nvidia Corporation | Using a scalable graphics system to enable a general-purpose multi-user computer system |
US7886094B1 (en) | 2005-06-15 | 2011-02-08 | Nvidia Corporation | Method and system for handshaking configuration between core logic components and graphics processors |
US20070076869A1 (en) * | 2005-10-03 | 2007-04-05 | Microsoft Corporation | Digital goods representation based upon matrix invariants using non-negative matrix factorizations |
US8144149B2 (en) * | 2005-10-14 | 2012-03-27 | Via Technologies, Inc. | System and method for dynamically load balancing multiple shader stages in a shared pool of processing units |
TWI322354B (en) * | 2005-10-18 | 2010-03-21 | Via Tech Inc | Method and system for deferred command issuing in a computer system |
US9092170B1 (en) * | 2005-10-18 | 2015-07-28 | Nvidia Corporation | Method and system for implementing fragment operation processing across a graphics bus interconnect |
JP4566120B2 (ja) * | 2005-11-21 | 2010-10-20 | 株式会社バンダイナムコゲームス | プログラム、情報記憶媒体及び画像生成システム |
US7434032B1 (en) | 2005-12-13 | 2008-10-07 | Nvidia Corporation | Tracking register usage during multithreaded processing using a scoreboard having separate memory regions and storing sequential register size indicators |
US7340557B2 (en) * | 2005-12-15 | 2008-03-04 | Via Technologies, Inc. | Switching method and system for multiple GPU support |
US7325086B2 (en) * | 2005-12-15 | 2008-01-29 | Via Technologies, Inc. | Method and system for multiple GPU support |
US7911467B2 (en) * | 2005-12-30 | 2011-03-22 | Hooked Wireless, Inc. | Method and system for displaying animation with an embedded system graphics API |
EP2023292B1 (en) * | 2006-05-11 | 2020-02-26 | Panasonic Intellectual Property Management Co., Ltd. | Processing device |
US7737984B2 (en) * | 2006-06-30 | 2010-06-15 | Honeywell International Inc. | Method and system for an external front buffer for a graphical system |
US8126993B2 (en) * | 2006-07-18 | 2012-02-28 | Nvidia Corporation | System, method, and computer program product for communicating sub-device state information |
US7768516B1 (en) * | 2006-10-16 | 2010-08-03 | Adobe Systems Incorporated | Image splitting to use multiple execution channels of a graphics processor to perform an operation on single-channel input |
US11836506B2 (en) | 2007-04-11 | 2023-12-05 | Apple Inc. | Parallel runtime execution on multiple processors |
US8341611B2 (en) | 2007-04-11 | 2012-12-25 | Apple Inc. | Application interface on multiple processors |
EP2135163B1 (en) | 2007-04-11 | 2018-08-08 | Apple Inc. | Data parallel computing on multiple processors |
US8276164B2 (en) | 2007-05-03 | 2012-09-25 | Apple Inc. | Data parallel computing on multiple processors |
US8286196B2 (en) | 2007-05-03 | 2012-10-09 | Apple Inc. | Parallel runtime execution on multiple processors |
US8108633B2 (en) * | 2007-04-11 | 2012-01-31 | Apple Inc. | Shared stream memory on multiple processors |
US8041773B2 (en) | 2007-09-24 | 2011-10-18 | The Research Foundation Of State University Of New York | Automatic clustering for self-organizing grids |
US8922565B2 (en) * | 2007-11-30 | 2014-12-30 | Qualcomm Incorporated | System and method for using a secondary processor in a graphics system |
SE0801742A0 (sv) * | 2008-07-30 | 2010-01-31 | Intel Corp | Förfarande, apparat och datorprogramprodukt för förbättrad grafikprestanda |
EP2289000B1 (en) * | 2008-05-29 | 2018-08-08 | Advanced Micro Devices, Inc. | System, method, and computer program product for a tessellation engine using a geometry shader |
US8286198B2 (en) | 2008-06-06 | 2012-10-09 | Apple Inc. | Application programming interfaces for data parallel computing on multiple processors |
US8225325B2 (en) | 2008-06-06 | 2012-07-17 | Apple Inc. | Multi-dimensional thread grouping for multiple processors |
US9336028B2 (en) * | 2009-06-25 | 2016-05-10 | Apple Inc. | Virtual graphics device driver |
US10877695B2 (en) | 2009-10-30 | 2020-12-29 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
US11720290B2 (en) | 2009-10-30 | 2023-08-08 | Iii Holdings 2, Llc | Memcached server functionality in a cluster of data processing nodes |
KR101651871B1 (ko) * | 2009-12-28 | 2016-09-09 | 삼성전자주식회사 | 멀티코어 시스템 상에서 단위 작업을 할당하는 방법 및 그 장치 |
US8587594B2 (en) * | 2010-05-21 | 2013-11-19 | International Business Machines Corporation | Allocating resources based on a performance statistic |
US8629867B2 (en) | 2010-06-04 | 2014-01-14 | International Business Machines Corporation | Performing vector multiplication |
US8692825B2 (en) | 2010-06-24 | 2014-04-08 | International Business Machines Corporation | Parallelized streaming accelerated data structure generation |
CN103105895A (zh) * | 2011-11-15 | 2013-05-15 | 辉达公司 | 计算机系统及其显示卡及该系统进行图形处理的方法 |
US10217270B2 (en) * | 2011-11-18 | 2019-02-26 | Intel Corporation | Scalable geometry processing within a checkerboard multi-GPU configuration |
CN103946823B (zh) * | 2011-11-18 | 2017-04-05 | 英特尔公司 | 棋盘多gpu配置内的可缩放几何形状处理 |
US9152872B2 (en) * | 2012-11-12 | 2015-10-06 | Accenture Global Services Limited | User experience analysis system to analyze events in a computer desktop |
US9019284B2 (en) | 2012-12-20 | 2015-04-28 | Nvidia Corporation | Input output connector for accessing graphics fixed function units in a software-defined pipeline and a method of operating a pipeline |
US9123128B2 (en) * | 2012-12-21 | 2015-09-01 | Nvidia Corporation | Graphics processing unit employing a standard processing unit and a method of constructing a graphics processing unit |
KR101400270B1 (ko) * | 2013-02-13 | 2014-05-28 | 부경대학교 산학협력단 | 컴퓨터 구동형 선망 어로 시뮬레이터 |
US9152601B2 (en) * | 2013-05-09 | 2015-10-06 | Advanced Micro Devices, Inc. | Power-efficient nested map-reduce execution on a cloud of heterogeneous accelerated processing units |
US9183611B2 (en) * | 2013-07-03 | 2015-11-10 | Apple Inc. | Apparatus implementing instructions that impose pipeline interdependencies |
KR101569093B1 (ko) * | 2013-08-13 | 2015-11-13 | 삼성에스디에스 주식회사 | 분산 시스템에서 데이터를 처리하는 방법 |
KR102161742B1 (ko) * | 2013-10-11 | 2020-10-05 | 삼성전자주식회사 | 피드백 경로를 포함하는 파이프 라인 시스템 및 그 동작방법 |
KR20150095144A (ko) * | 2014-02-12 | 2015-08-20 | 삼성전자주식회사 | 그래픽스 데이터를 렌더링하는 방법 및 장치 |
US10147222B2 (en) * | 2015-11-25 | 2018-12-04 | Nvidia Corporation | Multi-pass rendering in a screen space pipeline |
US10825129B2 (en) * | 2016-06-12 | 2020-11-03 | Apple Inc. | Eliminating off screen passes using memoryless render target |
CN108228337B (zh) * | 2016-12-22 | 2021-08-27 | 财团法人工业技术研究院 | 中央处理单元的配置方法及适用此方法的服务器 |
US10043232B1 (en) * | 2017-04-09 | 2018-08-07 | Intel Corporation | Compute cluster preemption within a general-purpose graphics processing unit |
JP2021092934A (ja) | 2019-12-09 | 2021-06-17 | 富士通株式会社 | 分析装置、分析プログラムおよびコンピュータシステム |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4967375A (en) * | 1986-03-17 | 1990-10-30 | Star Technologies, Inc. | Fast architecture for graphics processor |
US5081575A (en) * | 1987-11-06 | 1992-01-14 | Oryx Corporation | Highly parallel computer architecture employing crossbar switch with selectable pipeline delay |
US5408606A (en) * | 1993-01-07 | 1995-04-18 | Evans & Sutherland Computer Corp. | Computer graphics system with parallel processing using a switch structure |
US5574847A (en) * | 1993-09-29 | 1996-11-12 | Evans & Sutherland Computer Corporation | Computer graphics parallel system with temporal priority |
US6241610B1 (en) * | 1996-09-20 | 2001-06-05 | Nintendo Co., Ltd. | Three-dimensional image processing system having dynamically changing character polygon number |
TW360823B (en) | 1996-09-30 | 1999-06-11 | Hitachi Ltd | Data processor and graphic processor |
US5852451A (en) * | 1997-01-09 | 1998-12-22 | S3 Incorporation | Pixel reordering for improved texture mapping |
AU2680699A (en) | 1998-02-17 | 1999-08-30 | Sun Microsystems, Inc. | Estimating graphics system performance for polygons |
US6191800B1 (en) * | 1998-08-11 | 2001-02-20 | International Business Machines Corporation | Dynamic balancing of graphics workloads using a tiling strategy |
-
2002
- 2002-03-11 US US10/095,213 patent/US6919896B2/en not_active Expired - Lifetime
-
2003
- 2003-03-11 JP JP2003575269A patent/JP2005520234A/ja active Pending
- 2003-03-11 DE DE60331482T patent/DE60331482D1/de not_active Expired - Lifetime
- 2003-03-11 EP EP05077391A patent/EP1662441B1/en not_active Expired - Lifetime
- 2003-03-11 CN CNB038057204A patent/CN1317682C/zh not_active Expired - Lifetime
- 2003-03-11 WO PCT/JP2003/002823 patent/WO2003077120A2/en active Application Filing
- 2003-03-11 KR KR1020047014308A patent/KR100959468B1/ko active IP Right Grant
- 2003-03-11 EP EP03708537A patent/EP1499962A2/en not_active Ceased
- 2003-03-11 AU AU2003212649A patent/AU2003212649A1/en not_active Abandoned
-
2007
- 2007-02-16 JP JP2007035802A patent/JP4413936B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
AU2003212649A1 (en) | 2003-09-22 |
DE60331482D1 (de) | 2010-04-08 |
US20030169269A1 (en) | 2003-09-11 |
JP2007179563A (ja) | 2007-07-12 |
AU2003212649A8 (en) | 2003-09-22 |
US6919896B2 (en) | 2005-07-19 |
CN1643545A (zh) | 2005-07-20 |
KR20040104510A (ko) | 2004-12-10 |
CN1317682C (zh) | 2007-05-23 |
EP1662441B1 (en) | 2010-02-24 |
EP1662441A1 (en) | 2006-05-31 |
KR100959468B1 (ko) | 2010-05-25 |
WO2003077120A3 (en) | 2004-11-25 |
JP2005520234A (ja) | 2005-07-07 |
WO2003077120A2 (en) | 2003-09-18 |
EP1499962A2 (en) | 2005-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4413936B2 (ja) | グラフィックス処理の最適化方法 | |
US11880926B2 (en) | Hybrid render with deferred primitive batch binning | |
US8144149B2 (en) | System and method for dynamically load balancing multiple shader stages in a shared pool of processing units | |
JP4938850B2 (ja) | 拡張型頂点キャッシュを備えたグラフィック処理装置 | |
JP5956770B2 (ja) | タイルベースのグラフィックスシステム及びこのようなシステムの動作方法 | |
US7551176B2 (en) | Systems and methods for providing shared attribute evaluation circuits in a graphics processing unit | |
US11508028B2 (en) | Tile assignment to processing cores within a graphics processing unit | |
US7079146B2 (en) | Image producing device | |
US20070091088A1 (en) | System and method for managing the computation of graphics shading operations | |
US10796483B2 (en) | Identifying primitives in input index stream | |
KR100864998B1 (ko) | 명령 전송 제어 장치 및 명령 전송 제어 방법 | |
US8928679B2 (en) | Work distribution for higher primitive rates | |
US10818067B1 (en) | GPU assist using DSP pre-processor system and method | |
US9881392B2 (en) | Mipmap generation method and apparatus | |
US11748933B2 (en) | Method for performing shader occupancy for small primitives | |
US8427474B1 (en) | System and method for temporal load balancing across GPUs | |
CN116802673A (zh) | 用于使用两级装仓进行分布式渲染的系统和方法 | |
US6667746B1 (en) | Pre-blending textures | |
JP4000880B2 (ja) | 画像処理装置およびその方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091117 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20091118 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121127 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4413936 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121127 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131127 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |