JP4383495B2 - 半導体集積回路 - Google Patents

半導体集積回路 Download PDF

Info

Publication number
JP4383495B2
JP4383495B2 JP2008238830A JP2008238830A JP4383495B2 JP 4383495 B2 JP4383495 B2 JP 4383495B2 JP 2008238830 A JP2008238830 A JP 2008238830A JP 2008238830 A JP2008238830 A JP 2008238830A JP 4383495 B2 JP4383495 B2 JP 4383495B2
Authority
JP
Japan
Prior art keywords
sdram
address
signal
memory
control circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008238830A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008299879A (ja
Inventor
恵一 桑原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Electronics Corp
Original Assignee
NEC Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Electronics Corp filed Critical NEC Electronics Corp
Priority to JP2008238830A priority Critical patent/JP4383495B2/ja
Publication of JP2008299879A publication Critical patent/JP2008299879A/ja
Application granted granted Critical
Publication of JP4383495B2 publication Critical patent/JP4383495B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Dram (AREA)
JP2008238830A 2005-08-26 2008-09-18 半導体集積回路 Expired - Fee Related JP4383495B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008238830A JP4383495B2 (ja) 2005-08-26 2008-09-18 半導体集積回路

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005246188 2005-08-26
JP2008238830A JP4383495B2 (ja) 2005-08-26 2008-09-18 半導体集積回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2006222213A Division JP4229958B2 (ja) 2005-08-26 2006-08-17 メモリ制御システムおよびメモリ制御回路

Publications (2)

Publication Number Publication Date
JP2008299879A JP2008299879A (ja) 2008-12-11
JP4383495B2 true JP4383495B2 (ja) 2009-12-16

Family

ID=37778697

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008238830A Expired - Fee Related JP4383495B2 (ja) 2005-08-26 2008-09-18 半導体集積回路

Country Status (2)

Country Link
JP (1) JP4383495B2 (zh)
CN (1) CN1921008B (zh)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1064256A (ja) * 1996-08-20 1998-03-06 Sony Corp 半導体記憶装置
US6336166B1 (en) * 1997-04-07 2002-01-01 Apple Computer, Inc. Memory control device with split read for ROM access
US5907857A (en) * 1997-04-07 1999-05-25 Opti, Inc. Refresh-ahead and burst refresh preemption technique for managing DRAM in computer system
JP2003091453A (ja) * 2001-09-17 2003-03-28 Ricoh Co Ltd メモリ制御装置

Also Published As

Publication number Publication date
CN1921008A (zh) 2007-02-28
CN1921008B (zh) 2012-09-19
JP2008299879A (ja) 2008-12-11

Similar Documents

Publication Publication Date Title
JP5063041B2 (ja) 向上されたリフレッシュメカニズムを有するダイナミック半導体メモリ
US8122186B2 (en) Memory device, memory system and dual port memory device with self-copy function
US20080291727A1 (en) Semiconductor memory system having volatile memory and non-volatile memory that share bus, and method of controlling operation of non-volatile memory
JP4229958B2 (ja) メモリ制御システムおよびメモリ制御回路
JP2007095054A (ja) 命令によるメモリ装置の調停
US9218871B2 (en) Semiconductor memory device, information processing system including the same, and controller
US20120057421A1 (en) Devices and system providing reduced quantity of interconnections
JPS63155494A (ja) 擬似スタテイツクメモリ装置
TW201619832A (zh) 半導體裝置及包含該半導體裝置的記憶體系統
US7047371B2 (en) Integrated memory having a memory cell array containing a plurality of memory banks, and circuit configuration having an integrated memory
US8069303B2 (en) Method and apparatus for controlling memory precharge operation
JPH10233091A (ja) 半導体記憶装置およびデータ処理装置
US6091667A (en) Semiconductor memory device and a data reading method and a data writing method therefor
KR100894252B1 (ko) 반도체 메모리 장치 및 그의 동작 제어방법
US10325643B2 (en) Method of refreshing memory device and memory system based on storage capacity
JP5481823B2 (ja) メモリモジュール、および、メモリ用補助モジュール
US7778103B2 (en) Semiconductor memory device for independently selecting mode of memory bank and method of controlling thereof
JP4383495B2 (ja) 半導体集積回路
KR100781129B1 (ko) 다중 포트 메모리 장치 및 그 데이터의 출력 방법
KR100834373B1 (ko) 다중 포트 메모리 장치 및 그 접근 권한의 제어 방법
JP3489497B2 (ja) メモリコントローラ
JP2009237980A (ja) マルチポートメモリおよび情報処理システム
KR100754359B1 (ko) 복수의 공유 블록을 포함하는 다중 포트 메모리 장치
JP4100403B2 (ja) 半導体メモリ装置におけるリフレッシュ制御および内部電圧の生成
JP4207905B2 (ja) 半導体メモリ装置におけるリフレッシュ制御および内部電圧の生成

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080918

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090901

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090918

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121002

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121002

Year of fee payment: 3

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121002

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131002

Year of fee payment: 4

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees