JP4201369B2 - コンピュータ・バス拡張 - Google Patents

コンピュータ・バス拡張 Download PDF

Info

Publication number
JP4201369B2
JP4201369B2 JP34745097A JP34745097A JP4201369B2 JP 4201369 B2 JP4201369 B2 JP 4201369B2 JP 34745097 A JP34745097 A JP 34745097A JP 34745097 A JP34745097 A JP 34745097A JP 4201369 B2 JP4201369 B2 JP 4201369B2
Authority
JP
Japan
Prior art keywords
connector
line
gate
bus
backplane
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP34745097A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10187283A5 (enExample
JPH10187283A (ja
Inventor
エムリズ・ジョン・ウィリアムス
ポール・ジェフリー・ガーネット
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of JPH10187283A publication Critical patent/JPH10187283A/ja
Publication of JPH10187283A5 publication Critical patent/JPH10187283A5/ja
Application granted granted Critical
Publication of JP4201369B2 publication Critical patent/JP4201369B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0669—Configuration or reconfiguration with decentralised address assignment
    • G06F12/0676—Configuration or reconfiguration with decentralised address assignment the address being position dependent
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4063—Device-to-bus coupling
    • G06F13/4068—Electrical coupling
    • G06F13/4081—Live connection to bus, e.g. hot-plugging

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Debugging And Monitoring (AREA)
  • Power Sources (AREA)
  • Information Transfer Systems (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
JP34745097A 1996-12-18 1997-12-17 コンピュータ・バス拡張 Expired - Lifetime JP4201369B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/769,146 US5974489A (en) 1996-12-18 1996-12-18 Computer bus expansion
US769146 1996-12-18

Publications (3)

Publication Number Publication Date
JPH10187283A JPH10187283A (ja) 1998-07-14
JPH10187283A5 JPH10187283A5 (enExample) 2005-07-28
JP4201369B2 true JP4201369B2 (ja) 2008-12-24

Family

ID=25084599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP34745097A Expired - Lifetime JP4201369B2 (ja) 1996-12-18 1997-12-17 コンピュータ・バス拡張

Country Status (4)

Country Link
US (1) US5974489A (enExample)
EP (1) EP0849684B1 (enExample)
JP (1) JP4201369B2 (enExample)
DE (1) DE69730401D1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6658507B1 (en) * 1998-08-31 2003-12-02 Wistron Corporation System and method for hot insertion of computer-related add-on cards
US7069047B2 (en) 2001-01-19 2006-06-27 Raze Technologies, Inc. System and method for on-line insertion of line replaceable units in wireless and wireline access systems
US20020124121A1 (en) * 2001-03-05 2002-09-05 Hsiang-Chan Chen High-density system
US6501660B1 (en) * 2001-06-22 2002-12-31 Sun Microsystems, Inc. Reliable card detection in a CPCI system
US20030046468A1 (en) * 2001-08-30 2003-03-06 Hsiang-Chan Chen High-density system having a plurality of system units
US7840732B2 (en) 2006-09-25 2010-11-23 Honeywell International Inc. Stacked card address assignment
JP2008219173A (ja) * 2007-02-28 2008-09-18 Brother Ind Ltd 多機能周辺装置
CN107621859A (zh) * 2017-08-28 2018-01-23 郑州云海信息技术有限公司 服务器及优化高速连接器与服务器连接阻抗不连续的方法
US11372462B2 (en) * 2020-03-24 2022-06-28 Hitachi Energy Switzerland Ag Protected power and data bus connection of peripheral device and host device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0266016A2 (en) * 1986-10-28 1988-05-04 Eip Microwave Incorporated Automatic circuit board configuration
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US5274769A (en) * 1988-08-29 1993-12-28 Fujitsu Limited System for transferring data between blocks
JP2644554B2 (ja) * 1988-11-15 1997-08-25 株式会社日立製作所 情報処理システム
US5202965A (en) * 1988-12-09 1993-04-13 Bull, S.A. Electronic system with a plurality of removable units
US5058004A (en) * 1990-01-19 1991-10-15 Gonen Ravid Computer gate control circuitry and apparatus to enable a single computer to simultaneously and selectively control a multiplicity of hard disk drives
US5134617A (en) * 1990-03-30 1992-07-28 At&T Bell Laboratories Single wire plug-in circuit board status monitor
US5268592A (en) * 1991-02-26 1993-12-07 International Business Machines Corporation Sequential connector
WO1993015459A1 (en) * 1992-02-03 1993-08-05 Micro Industries Live insertion of computer modules
US5473499A (en) * 1993-06-30 1995-12-05 Harris Corporation Hot pluggable motherboard bus connection method
US5586271A (en) * 1994-09-27 1996-12-17 Macrolink Inc. In-line SCSI bus circuit for providing isolation and bi-directional communication between two portions of a SCSI bus
US5805903A (en) * 1996-05-21 1998-09-08 Compaq Computer Corporation Protection of computer system against incorrect card insertion during start-up
JPH09319669A (ja) * 1996-05-30 1997-12-12 Mitsubishi Electric Corp Ｐｃカードシステム装置
US6101322A (en) * 1996-06-05 2000-08-08 Compaq Computer Corporation Removal and insertion of expansion cards in a computer system

Also Published As

Publication number Publication date
DE69730401D1 (de) 2004-09-30
EP0849684A3 (en) 1998-07-22
US5974489A (en) 1999-10-26
EP0849684B1 (en) 2004-08-25
JPH10187283A (ja) 1998-07-14
EP0849684A2 (en) 1998-06-24

Similar Documents

Publication Publication Date Title
KR100244836B1 (ko) 컴퓨터시스템 및 다수의 기능카드 중 한개의 기능카드를 격리하는 방법
US7447822B2 (en) Hot-plug control system and method
KR100240921B1 (ko) 시스템 버스를 포함하는 컴퓨터 시스템 및 시스템 버스에 의한 장치 연결 방법
US6062480A (en) Hot docking system and methods for detecting and managing hot docking of bus cards
JP3418128B2 (ja) Ｕｓｂシステム用のｅｍｓエンハンスメント回路
EP0974085B1 (en) Method and system for enabling nondisruptive live insertion and removal of feature cards in a computer system
US7363520B1 (en) Techniques for providing power to a set of powerable devices
US12002494B2 (en) Method and device for detecting hard disk connection and disconnection during a computer session
JP4201369B2 (ja) コンピュータ・バス拡張
EP1181638B1 (en) Method and apparatus for maintaining load balance on a graphics bus when an upgrade device is installed
US10678739B1 (en) Electronic system, host device and control method
US7099966B2 (en) Point-to-point electrical loading for a multi-drop bus
KR19980022696A (ko) Cpu를 갖는 컴퓨터 시스템 및 그 내부의 하드웨어 구성을 변경하는 방법
US6678776B2 (en) System for a card proxy link architecture
CN118170712A (zh) 一种控制板和服务器
US20050188003A1 (en) Data transmission equipment
TWI877951B (zh) PCIe Gen5介面測試裝置及其方法
TWI901321B (zh) 主機板裝置及主機板裝置的擴充卡偵測方法
CN100520727C (zh) 直立转接卡类型辨识方法及系统
US20030188061A1 (en) Device discovery and dynamic configuration of control application
TWI768769B (zh) 單處理器系統之伺服器主機板
US7269672B2 (en) Bus system design method, bus system, and device unit
CN120103102A (zh) PCIe Gen5接口测试装置及其方法
KR100259866B1 (ko) 스카시 레이드 백플레인 보드
CN117290172A (zh) 一种高速总线验证板、系统及方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041214

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070913

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20071212

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20071217

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080313

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080912

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081007

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111017

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121017

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131017

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term