JP4119054B2 - Method and apparatus for die bonding semiconductor elements - Google Patents
Method and apparatus for die bonding semiconductor elements Download PDFInfo
- Publication number
- JP4119054B2 JP4119054B2 JP20614899A JP20614899A JP4119054B2 JP 4119054 B2 JP4119054 B2 JP 4119054B2 JP 20614899 A JP20614899 A JP 20614899A JP 20614899 A JP20614899 A JP 20614899A JP 4119054 B2 JP4119054 B2 JP 4119054B2
- Authority
- JP
- Japan
- Prior art keywords
- die
- insulating adhesive
- tape
- adhesive tape
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
- H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29075—Plural core members
- H01L2224/2908—Plural core members being stacked
- H01L2224/29083—Three-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32013—Structure relative to the bonding area, e.g. bond pad the layer connector being larger than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
- H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S414/00—Material or article handling
- Y10S414/135—Associated with semiconductor wafer handling
- Y10S414/141—Associated with semiconductor wafer handling includes means for gripping wafer
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
- Y10T156/1062—Prior to assembly
- Y10T156/1075—Prior to assembly of plural laminae from single stock and assembling to each other or to additional lamina
- Y10T156/1077—Applying plural cut laminae to single face of additional lamina
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
- Y10T156/1092—All laminae planar and face to face
- Y10T156/1093—All laminae planar and face to face with covering of discrete laminae with additional lamina
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
- Y10T156/1092—All laminae planar and face to face
- Y10T156/1097—Lamina is running length web
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
- Y10T156/1092—All laminae planar and face to face
- Y10T156/1097—Lamina is running length web
- Y10T156/1098—Feeding of discrete laminae from separate sources
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/12—Surface bonding means and/or assembly means with cutting, punching, piercing, severing or tearing
- Y10T156/1317—Means feeding plural workpieces to be joined
- Y10T156/1322—Severing before bonding or assembling of parts
- Y10T156/133—Delivering cut part to indefinite or running length web
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/12—Surface bonding means and/or assembly means with cutting, punching, piercing, severing or tearing
- Y10T156/1317—Means feeding plural workpieces to be joined
- Y10T156/1322—Severing before bonding or assembling of parts
- Y10T156/1339—Delivering cut part in sequence to serially conveyed articles
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/17—Surface bonding means and/or assemblymeans with work feeding or handling means
- Y10T156/1702—For plural parts or plural areas of single part
- Y10T156/1744—Means bringing discrete articles into assembled relationship
- Y10T156/1751—At least three articles
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/17—Surface bonding means and/or assemblymeans with work feeding or handling means
- Y10T156/1702—For plural parts or plural areas of single part
- Y10T156/1744—Means bringing discrete articles into assembled relationship
- Y10T156/1776—Means separating articles from bulk source
- Y10T156/1778—Stacked sheet source
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/53—Means to assemble or disassemble
- Y10T29/5313—Means to assemble electrical device
- Y10T29/53174—Means to fasten electrical component to wiring board, base, or substrate
- Y10T29/53178—Chip component
Description
【0001】
【発明の属する技術分野】
この発明は、一般に半導体素子と、その製造方法及び製造装置に関し、より詳しくは、絶縁接着テープにより接着されるダイを有する半導体素子と、半導体素子のダイ接着方法及びダイ接着装置とに関する。
【0002】
【従来の技術】
一般に、半導体素子の製造において、ダイ接着とは、半導体ダイをリードフレーム又は印刷回路基板等の基板に接着する段階を言う。従来のダイ接着では、ダイを基板に接着する手段として、銀−エポキシ、銀−ガラス又はソルダ等の導電性の液状接着剤を使用する。この液状接着剤を基板上に滴下し、接着剤上に半導体ダイを実装し押圧する。
【0003】
しかしながら、半導体製品の特性上、ダイ接着に絶縁接着剤を使用しなければならない場合がある。例えば、単一基板に複数のダイを接着する場合、各々のダイを互いに電気的に絶縁するため、絶縁接着剤が使用される。ここで、従来の液状の絶縁接着剤は、幾つかの問題点を有する。液状の絶縁接着剤は、ダイ接着の際、ダイへの下向押圧力により絶縁接着剤が側方に広がるため、基板上に極薄い接着剤層が形成されることになる。従って、液状の絶縁接着剤は、高い絶縁性を要求する半導体製品には使用することができない。液状接着剤の他の問題点は、接着剤層内に気泡が生じやすいことである。よく知られているように、接着剤層内の気泡は、接着剤層間の剥離又はパッケージクラックを引き起こす。また、液状接着剤の広がり性により接着領域以外の領域に接着剤が塗布されるおそれがある。このような不良は、後続のワイヤボンディング段階時に悪影響を及ぼす。
【0004】
一方、液状の絶縁接着剤だけを使用する場合、充分な絶縁性を確保することが難しいことから、絶縁性を向上するため、液状の絶縁接着剤と一緒に絶縁薄片を使用することもある。セラミック又はエポキシのような絶縁材料よりなる薄片を、接着剤層間に介在する。しかるに、このような方法は、充分な絶縁性を確保することができるという利点を有するが、付加的な絶縁材料が要求され、製造工程が一層複雑であるという欠点を有する。さらに、作業時間が長く、且つ製造コストの上昇も不可避である。
【0005】
絶縁薄片を用いた半導体素子10の構造が図1に示されている。図1を参照すると、第1ダイ13は、導電性接着剤12によりリードフレーム11に接着されている。第2ダイ17は、絶縁薄片15によりリードフレーム11と電気的に絶縁される。第1ダイ13のダイ接着は、通常のダイ接着方法により行われる。まず、リードフレーム11における第1ダイの接着領域に導電性の液状接着剤12を塗布し、それに第1ダイ13を接着し、導電性の液状接着剤12を硬化する。一方、第2ダイ17のダイ接着は、次のような幾つかの段階を経て行われる。まず、液状の絶縁接着剤14をリードフレームにおける第2ダイの接着領域に塗布する。次いで、液状の絶縁接着剤14に絶縁薄片15を取り付け、液状の絶縁接着剤14を1次硬化する。絶縁薄片15上に液状の絶縁接着剤16を塗布し、それに第2ダイ17を接着し、液状の絶縁接着剤16を2次硬化する。ここで、絶縁薄片15は、別の工程により製作されてダイ接着工程に供給される。この際、絶縁薄片をウェーハ状態で製造した後、ウェーハから個別ダイを分離することと同様に、絶縁薄膜から複数の個別絶縁薄片15を分離する。
【0006】
上述した絶縁薄片を用いた従来のダイボンディグ方法は、工程が複雑で、作業時間が長く、製造コストが高いという問題点を有する。さらに、絶縁薄片15と一緒に液状の絶縁接着剤14、16が使用されるので、接着剤層内の気泡や液状接着剤の広がり性に起因した問題が依然として存在する。ダイ接着後、ダイが所定の剪断応力を有するように、液状の接着剤を硬化しなければならない。
【0007】
【発明が解決しようとする課題】
従って、本発明の目的は、電気絶縁性テープを用いてダイを接着することにより、絶縁性及び信頼性を向上させることができるとともに、製造コストを減少させることができる半導体素子を提供することにある。
【0008】
本発明の他の目的は、電気絶縁性テープを用いて製造段階を簡素化し、作業時間を短縮することができるダイ接着方法及び装置を提供することにある。
【0009】
【課題を解決するための手段】
前記目的を達成するため、本発明の方法で製造される半導体素子は、電気伝導性を有する所定のサイズの導電性基板と、導電性接着剤により導電性基板に接着される第1ダイと、絶縁接着テープにより導電性基板に接着される少なくとも1つの第2ダイとを含む。
【0010】
本発明の好ましい実施例による絶縁接着テープは、上面及び下面を有し且つポリイミドよりなる中心層と、該中心層の上面及び下面に各々形成され且つポリイミドよりなる接着層とを含むことが好ましい。中心層は約20μm〜約60μmの厚さを有し、接着層は約10μm〜約30μmの厚さを有する。また、絶縁接着テープは、約2500V以上の絶縁耐圧を有する。基板としてはリードフレームを使用することができ、第1ダイはトランジスタチップ、第2ダイは制御チップに適用することができる。
【0011】
本発明による半導体素子のダイ接着方法は、導電性接着剤により接着された第1ダイと、第2ダイを接着するための接着領域とを有する導電性基板を提供する段階と、絶縁接着テープを提供する段階と、導電性基板の接着領域に絶縁接着テープを取り付ける段階と、第2ダイを提供する段階と、絶縁接着テープに第2ダイを接着する段階と、導電性基板をアンロードする段階とを含む。
【0012】
特に、本発明の好ましい実施例によると、絶縁接着テープを提供する段階は、リールに絶縁接着テープを巻き取りする段階と、リールから巻出される絶縁接着テープを、第2ダイのサイズに合わせて切断する段階とを含む。また、絶縁接着テープを取り付ける段階は、絶縁接着テープをピックアップして、基板側に運搬する段階と、絶縁接着テープを基板に取り付ける段階とを含む。絶縁接着テープを取り付ける段階又は第2ダイを接着する段階は、基板に約150℃〜約500℃の熱、又は絶縁接着テープ又は第2ダイに約0.98N/mm2〜約5.88N/mm2の圧力を加えることにより行われる。本発明のダイ接着方法は、第2ダイを接着する段階後、第2ダイを加圧する段階をさらに含むことができる。
【0013】
本発明のさらに他の態様によると、半導体素子のダイ接着装置は、導電性接着剤により接着された第1ダイと、第2ダイを接着するための接着領域とを有する基板を積載しているスタッカーと、スタッカーにその一端が隣接するように配置され、所定の距離をもって基板を搬送する搬送部と、基板に第2ダイを接着するための絶縁接着テープを供給するテープ供給部と、テープ供給部と搬送部との間に配置され、テープ供給部から供給される絶縁接着テープを基板の接着領域に取り付けるテープピックアップ手段と、複数の第2ダイを有するウェーハを載置するウェーハテーブルと、ウェーハテーブルと搬送部との間に配置され、ウェーハテーブル上のウェーハから第2ダイを分離して、第2ダイを基板の接着領域に接着させるダイピックアップ手段とを含む。
【0014】
スタッカーとしては、リードフレームストリップ用マガジンを使用することができる。本発明のダイ接着装置は、搬送部の他端に隣接して配置され、第2ダイが接着された基板をアンロードするアンローダーと、ダイピックアップ手段とアンローダーとの間に配置され、基板に接着された第2ダイを加圧するための加圧機をさらに含むことができる。
【0015】
本発明の好ましい実施例によると、ダイ接着装置のダイ供給部は、絶縁接着テープが巻き取りされているリールと、リールから巻出される絶縁接着テープを第2ダイのサイズに合わせて切断するテープ切断機と、リールからテープ切断機側に絶縁接着テープを供給するローラーと、テープ切断機により切断された絶縁接着テープを、その下面を吸着することにより固定するためのテープ吸着機とを含む。
【0016】
テープピックアップ手段は、絶縁接着テープの上面を吸着して基板に移送し、絶縁接着テープを基板の接着領域に取り付ける。
ダイピックアップ手段は、第2ダイの上面を吸着して基板に移送し、第2ダイを基板上の絶縁接着テープに接着する。
【0017】
【発明の実施の形態】
以下、添付の図面を参照として本発明をより詳しく説明する。
図2は、絶縁接着テープにより接着されるダイを有する本発明による半導体素子を示す断面図である。図2に示す半導体素子20は、パワースイッチング素子であって、基板としてリードフレーム21を使用する。半導体素子20は、リードフレーム21においての各々異なる接着領域に接着される第1ダイ23及び第2ダイ25を含む。第1ダイ23は、MOS型電界効果トランジスタのようなトランジスタチップであり、第2ダイ25は、制御チップである。ダイ接着後、第1ダイ23及び第2ダイ25は、金属線によりリードフレーム21に電気的に接続され、エポキシ系プラスチック樹脂等の封止樹脂で封止される。なお、金属線及び封止樹脂は、本発明と直接的な関連がないため図示していない。
【0018】
リードフレーム21は、電気伝導性及び熱伝導性に優れたCu又はFeのような金属よりなり、トランジスタチップのドレインとして使用される。従って、第1ダイ23とリードフレーム21とを接着する接着剤22は、電気伝導性を有するものである。これに対して、第2ダイ25は、リードフレーム21から絶縁されるので、接着物質24は電気絶縁性を有するものである。ところが、上述したように、液状の絶縁接着剤を用いた従来のダイ接着方法では、所望の絶縁特性を確保するに足りない。
【0019】
従って、本発明による半導体素子20では、第2ダイ25は、高い絶縁性を有する絶縁接着テープ24を用いてリードフレーム21に接着される。本発明の絶縁接着テープ24は、ポリイミドよりなる中心層24aと、この中心層24aの上下面に形成され且つポリイミドよりなる2つの接着層24bとを含む。中心層24aは、約20〜約60μmの厚さを有する。接着層24bは、各々約10〜約30μmの厚さを有する。絶縁接着テープ24は、約2500以上の絶縁耐圧(又は絶縁破壊電圧ともいう)を有する。
【0020】
本発明による半導体素子20は、3つの層、即ち1つの中心層24aと2つの接着層24bを含む絶縁接着テープを使用することが好ましい。しかしながら、他の実施例として、ただ1つのポリイミド接着層を含む絶縁接着テープを使用してもよい。この場合、絶縁接着テープ、即ちポリイミド接着層は、約10〜約30μmの厚さを有し、約1000V程度の絶縁耐圧を有する。
【0021】
絶縁接着テープ24は、絶縁性及び信頼性を向上させることができる。即ち液状接着剤の使用に起因した気泡発生や広がり性不良を防止することができる。また、絶縁接着テープ24は、常温で全然接着性がないため、取り扱いが容易で、且つ熱及び圧力のいずれかまたは両方を加えることにより容易に接着させることかできる。さらに、絶縁接着テープ24は、従来の絶縁性の液状絶縁性接着剤とは異なり、別の硬化段階を行わなくても充分な剪断応力を確保することができる。
【0022】
上述のように、本発明の半導体素子は、ダイ接着手段として絶縁接着テープを使用する。以下では、絶縁接着テープを用いたダイ接着方法及び装置について説明する。ただし、導電性接着剤による第1ダイの接着は従来例と同様であるので、以下、第2ダイのダイ接着のみについて説明する。図3は、本発明によるダイ接着方法30を示す流れ図である。図4は、本発明によるダイ接着装置40を示す斜視図である。
【0023】
図3及び図4を参照すると、第1ダイ64が導電性接着剤62により接着されているリードフレーム60がダイ接着装置40に提供される(図3のブロック31)。リードフレーム60は、ストリップタイプで形成されており、マガジン42に積載されている。リードフレーム60の代わりに、印刷回路基板、テープ配線基板等を基板として使用可能である。また、必要に応じて、マガジン42以外に他のスタッカーを使用することができる。マガジン42は、搬送部(図示せず)の一端に隣接して位置し、マガジン42に積載されたリードフレーム60は、順次搬送部に供給される。ダイ接着の際、搬送部は、リードフレーム60を一定の間隔をもって搬送することにより、連続作業を可能とする。図4では、図面を簡単にするため、搬送部を図示していない。ここで、移送レール等の従来の基本的な移送システムが搬送部として使用され、リードフレームの下部に長手方向に搬送部を形成することは自明である。
【0024】
リードフレーム60に加えて、絶縁接着テープ68がダイ接着装置40に提供される(図3のブロック32)。リードフレーム60が搬送部により移送されると、テープ供給部74がリードフレーム60の接着領域66に絶縁接着テープ68を供給する。テープ供給部74は、絶縁接着テープ68が巻取られているリール44と、このリール44から巻出される絶縁接着テープ68を切断するテープ切断機48とを含む。そして、テープ供給部74は、テープ切断機48側に絶縁接着テープ68を供給する上下部ローラー46A、46Bを有する1組のローラー46と、絶縁接着テープ68の下面を吸着して絶縁接着テープ68を固定するテープ吸着機50とをさらに含む。図5乃至図8に示すように、テープ供給部74は、テープ押圧手段49をさらに含むことができる。
【0025】
絶縁接着テープ68は、リール44に巻取られた状態で、上下部のローラ46A、46B間を経てテープ切断機48に連続的に供給され、テープ切断機48は、絶縁接着テープ68を第2ダイ72のサイズに合わせて切断する。リール44及び切断機48の使用は、効率的且つ連続的なテープ供給を実現し、ダイ接着工程の生産性を向上させる。連続的に供給される絶縁接着テープ68を切断する段階が図5及び図6に示されている。
【0026】
図5及び図6に示すように、絶縁接着テープ68がテープ切断機48に提供されてテープ切断機48により切断される際、テープ押圧手段49がテープ切断機48の前方でテープ68を押圧し、テープ吸着機50がテープ切断機68の後方でテープ68を吸着する。これにより、絶縁接着テープ68が固定される。テープ押圧手段49は、絶縁接着テープ68の上下面を押圧することによりテープ68を固定し、テープ吸着機50は、テープ68の下面を吸着することによりテープ68を固定する。参照符号51は、真空を提供する、即ち絶縁接着テープ68を吸着するための真空吸着孔を指す。テープ切断機48側に供給される絶縁接着テープ68の長さを変化させるか、切断機48の位置を変えることにより、絶縁接着テープ69の切断サイズを調節することができる。また、テープ68の幅によってリール44の幅は変わる。
【0027】
絶縁接着テープ68を切断した後、図3及び図4に示すように、テープピックアップ手段52が切断された絶縁接着テープ68をリードフレーム60に接着する(図3のブロック33)。テープピックアップ手段52は、テープ供給部74のテープ吸着機50と搬送部との間に位置し、テープ吸着機50と搬送部上のリードフレーム60との間を往復する。図7に示すように、テープピックアップ手段52は、テープ吸着機50に固定されている絶縁接着テープ68をピックアップし、これ68をリードフレーム60側に運搬する。そして、図8に示すように、テープピックアップ手段52は、絶縁接着テープ68をリードフレーム60の接着領域66(図4参照)に接着する。テープピックアップ手段52は、テープ吸着機50と同様に、真空によりテープ68を吸着する。テープピックアップ手段52は、絶縁接着テープ68の上面に位置し、真空吸着孔53を通じて絶縁接着テープ68の上面を吸着する。同時に、テープ吸着機50の真空吸着孔51は、絶縁接着テープ68の下面を吸着することを中止する。従って、絶縁接着テープ68は、テープ吸着機50からテープピックアップ手段52に移送される。
【0028】
上述のように、本発明に使用される絶縁接着テープ68は、熱及び圧力下で接着性を有する。熱は、搬送部を介してリードフレーム60に提供され、圧力は、テープピックアップ手段52により絶縁接着テープ68に直接提供される。ここで、リードフレーム60に提供される熱は、略150〜500℃であり、絶縁接着テープ68に提供される圧力は、約0.98〜5.88N/mm2である。
【0029】
第2ダイ72は、ウェーハ70状態でダイ接着装置40に提供される(図3のブロック34)。ウェーハ70は、個別ダイに分離されるべき複数の第2ダイ72を含んでおり、ウェーハテーブル56上に載置される。ウェーハ70状態で第2ダイ72が提供されると、ダイピックアップ手段54が第2ダイ72をピックアップしてリードフレーム60の絶縁接着テープ68に接着する(図3のブロック35)。ダイピックアップ手段54は、上記のテープピックアップ手段52と同様の構造と作用を有する。ダイピックアップ手段54は、ウェーハテーブル56と搬送部との間に位置し、ウェーハテーブル56と搬送部上のリードフレーム60との間を往復する。ダイピックアップ手段54は、第2ダイ72の上面を吸着することにより、第2ダイ72をウェーハから分離し、第2ダイ72をリードフレーム60に運搬し、絶縁接着テープ68に接着する。第2ダイ72のダイ接着には、絶縁接着テープの接着時と同様に、熱及び圧力を必要とする。
【0030】
本発明のダイ接着方法(図3のブロック30)は、第2ダイの接着段階(図3のブロック35)後に、第2ダイを加圧する段階(図3のブロック36)をさらに含むことができる。この加圧段階は、ダイ接着後に、確実な接着力を与えるために行われ、必ずしも必要なものではない。加圧機58は、リードフレーム58上に整列され、第2ダイ72の上面を加圧する。
【0031】
ダイ接着が完了した後、リードフレーム60は、搬送部からアンローダー(図示せず)に排出される(図3のブロック37)。アンローダーは、搬送部の他端(マガジン42の反対側)に隣接して位置し、搬送部から排出されるリードフレーム60を収納する。
【0032】
【発明の効果】
以上説明したように、本発明の半導体素子は、ダイ接着に絶縁接着テープを使用するので、絶縁性及び信頼性を確保することができる。絶縁接着テープは、約2500V以上の絶縁耐圧を有し、液状接着剤の使用に起因した接着剤層内の気泡、接着剤層間の剥離又はパッケージクラックを防止することができる。また、絶縁接着テープは、従来の液状接着剤の使用に起因した広がり性不良のような信頼性問題を防止することができる。さらに、絶縁接着テープは、常温で接着性がないため、取り扱いが容易で、別の硬化段階を行わなくても充分な剪断応力を確保することができる。
【0033】
本発明による絶縁接着テープを用いたダイ接着方法は、液状接着剤と絶縁薄片を用いた従来のダイ接着方法に比べて簡単である。従って、本発明によると、ダイ接着作業時間を短縮することができ、製造コストを低減することができる。絶縁薄片等のように追加的に要求される資材もない。
【0034】
尚、上述した本発明の好ましい実施例は、あくまでも、本発明の技術内容を明らかにするものであって、そのような具体例にのみ限定して狭義に解釈されるべきものではなく、本発明の精神と特許請求の範囲内で、いろいろと変更して実施することができるものである。
【図面の簡単な説明】
【図1】従来の半導体素子を示す断面図である。
【図2】絶縁接着テープにより接着されるダイを有する本発明による半導体素子を示す断面図である。
【図3】本発明によるダイ接着方法を示す流れ図である。
【図4】本発明によるダイ接着装置を示す斜視図である。
【図5】絶縁接着テープ上にテープ切断機を整列する段階を示す断面図である。
【図6】切断機で絶縁接着テープを切断する段階を示す断面図である。
【図7】切断された絶縁接着テープの上面をテープピックアップ手段により吸着する段階を示す断面図である。
【図8】絶縁接着テープをリードフレームに接着する段階を示す断面図である。
【符号の説明】
20 半導体素子
21 基板(又はリードフレーム)
22 導電性接着剤
23 第1ダイ
25 第2ダイ
24 絶縁接着テープ
42 マガジン
44 リール
46 ローラー
48 テープ切断機
50 テープ吸着機
52 テープピックアップ手段
54 ダイピックアップ手段
56 ウェーハテーブル
58 加圧機
60 リードフレーム
62 導電性接着剤
64 第1ダイ
66 接着領域
68 絶縁接着テープ
70 ウェーハ
72 第2ダイ
74 テープ供給部[0001]
BACKGROUND OF THE INVENTION
The present invention generally relates to a semiconductor element, a manufacturing method thereof, and a manufacturing apparatus, and more particularly to a semiconductor element having a die bonded by an insulating adhesive tape, a die bonding method of a semiconductor element, and a die bonding apparatus.
[0002]
[Prior art]
In general, in the manufacture of semiconductor elements, die bonding refers to the step of bonding a semiconductor die to a substrate such as a lead frame or a printed circuit board. In conventional die bonding, a conductive liquid adhesive such as silver-epoxy, silver-glass or solder is used as means for bonding the die to the substrate. This liquid adhesive is dropped on the substrate, and a semiconductor die is mounted on the adhesive and pressed.
[0003]
However, due to the characteristics of semiconductor products, it may be necessary to use an insulating adhesive for die bonding. For example, when bonding multiple dies to a single substrate, an insulating adhesive is used to electrically insulate each die from each other. Here, the conventional liquid insulating adhesive has several problems. When the liquid insulating adhesive is bonded to the die, the insulating adhesive spreads laterally due to the downward pressing force applied to the die, so that an extremely thin adhesive layer is formed on the substrate. Therefore, the liquid insulating adhesive cannot be used for semiconductor products that require high insulation properties. Another problem with liquid adhesives is that bubbles are likely to form in the adhesive layer. As is well known, air bubbles in the adhesive layer cause delamination or package cracks between the adhesive layers. Moreover, there exists a possibility that an adhesive agent may be apply | coated to area | regions other than an adhesion | attachment area | region by the spreading property of a liquid adhesive agent. Such defects will adversely affect subsequent wire bonding steps.
[0004]
On the other hand, when only a liquid insulating adhesive is used, it is difficult to ensure sufficient insulating properties. Therefore, in order to improve the insulating properties, an insulating flake may be used together with the liquid insulating adhesive. A piece of insulating material such as ceramic or epoxy is interposed between the adhesive layers. However, such a method has an advantage that sufficient insulation can be ensured, but has a disadvantage that an additional insulating material is required and the manufacturing process is more complicated. Furthermore, the work time is long and the manufacturing cost is unavoidable.
[0005]
The structure of a
[0006]
The conventional die bonding method using the insulating flakes described above has problems that the process is complicated, the working time is long, and the manufacturing cost is high. Furthermore, since the liquid insulating
[0007]
[Problems to be solved by the invention]
Accordingly, it is an object of the present invention to provide a semiconductor element that can improve insulation and reliability by bonding a die using an electrically insulating tape, and can reduce manufacturing costs. is there.
[0008]
Another object of the present invention is to provide a die bonding method and apparatus capable of simplifying the manufacturing stage and shortening the working time by using an electrically insulating tape.
[0009]
[Means for Solving the Problems]
To achieve the above object, a semiconductor element manufactured by the method of the present invention includes a conductive substrate of a predetermined size having electrical conductivity, a first die to be bonded to the conductive substrate by a conductive adhesive, And at least one second die bonded to the conductive substrate by an insulating adhesive tape.
[0010]
The insulating adhesive tape according to a preferred embodiment of the present invention preferably includes a central layer made of polyimide and having an upper surface and a lower surface, and an adhesive layer made of polyimide and formed on the upper and lower surfaces of the central layer. The central layer has a thickness of about 20 μm to about 60 μm, and the adhesive layer has a thickness of about 10 μm to about 30 μm. Further, the insulating adhesive tape has a withstand voltage of about 2500V or more. A lead frame can be used as the substrate, and the first die can be applied to a transistor chip and the second die can be applied to a control chip.
[0011]
Die bonding method of a semiconductor device according to the present invention comprises a first die bonded by a conductive adhesive, and providing an electrically conductive substrate having a bonding area for bonding the second die, the insulating adhesive tape Providing a step, attaching an insulating adhesive tape to the bonding area of the conductive substrate , providing a second die, bonding the second die to the insulating adhesive tape, and unloading the conductive substrate. Including.
[0012]
In particular, according to a preferred embodiment of the present invention, the step of providing an insulating adhesive tape comprises the steps of Ri taken-out winding an insulating adhesive tape on the reel, an insulating adhesive tape is unwound from the reel, the size of the second die And cutting together. The step of attaching the insulating adhesive tape includes a step of picking up the insulating adhesive tape and transporting it to the substrate side, and a step of attaching the insulating adhesive tape to the substrate. The step of attaching the insulating adhesive tape or adhering the second die includes heat of about 150 ° C. to about 500 ° C. to the substrate, or about 0.98 N / mm 2 to about 5.88 N / second to the insulating adhesive tape or second die. It is performed by applying a pressure of mm 2. The die bonding method of the present invention may further include a step of pressing the second die after the step of bonding the second die.
[0013]
According to still another aspect of the present invention, a semiconductor device die bonding apparatus is loaded with a substrate having a first die bonded by a conductive adhesive and an adhesive region for bonding a second die. A stacker, a transport unit that is disposed so that one end of the stacker is adjacent to the stacker, and transports the substrate at a predetermined distance; a tape supply unit that supplies an insulating adhesive tape for bonding the second die to the substrate; and a tape supply A tape pick-up means that is disposed between the transfer section and the transfer section and attaches an insulating adhesive tape supplied from the tape supply section to the bonding area of the substrate, a wafer table on which a wafer having a plurality of second dies is placed, and a wafer A die picker disposed between the table and the transfer unit, separating the second die from the wafer on the wafer table and bonding the second die to the bonding region of the substrate. And a flop means.
[0014]
As the stacker, a lead frame strip magazine can be used. The die bonding apparatus of the present invention is disposed adjacent to the other end of the transport unit, and is disposed between the unloader for unloading the substrate to which the second die is bonded, the die pickup means, and the unloader. And a pressurizer for pressurizing the second die bonded to the substrate.
[0015]
According to a preferred embodiment of the present invention, die supply portion of the die bonding apparatus, cut to the reel insulating adhesive tape is Ri taken-out winding, the insulating adhesive tape is unwound from the reel to the size of the second die A tape cutting machine, a roller for supplying an insulating adhesive tape from the reel to the tape cutting machine side, and a tape suction machine for fixing the insulating adhesive tape cut by the tape cutting machine by adsorbing the lower surface thereof Including.
[0016]
The tape pickup means adsorbs the upper surface of the insulating adhesive tape and transfers it to the substrate, and attaches the insulating adhesive tape to the adhesive region of the substrate.
The die pickup means sucks the upper surface of the second die and transfers it to the substrate, and bonds the second die to the insulating adhesive tape on the substrate.
[0017]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings.
FIG. 2 is a cross-sectional view showing a semiconductor device according to the present invention having a die bonded by an insulating adhesive tape. A
[0018]
The
[0019]
Therefore, in the
[0020]
The
[0021]
The insulating
[0022]
As described above, the semiconductor element of the present invention uses an insulating adhesive tape as a die bonding means. Hereinafter, a die bonding method and apparatus using an insulating adhesive tape will be described. However, since the bonding of the first die with the conductive adhesive is the same as that of the conventional example, only the die bonding of the second die will be described below. FIG. 3 is a flow diagram illustrating a die attach
[0023]
Referring to FIGS. 3 and 4, the
[0024]
In addition to the
[0025]
The insulating
[0026]
As shown in FIGS. 5 and 6, when the insulating
[0027]
After the insulating
[0028]
As described above, the insulating
[0029]
The
[0030]
The die bonding method of the present invention (block 30 in FIG. 3) may further include pressing the second die (block 36 in FIG. 3) after the second die bonding step (block 35 in FIG. 3). . This pressurization step is performed to give a reliable adhesive force after die bonding, and is not always necessary. The
[0031]
After the die bonding is completed, the
[0032]
【The invention's effect】
As described above, since the semiconductor element of the present invention uses an insulating adhesive tape for die bonding, it is possible to ensure insulation and reliability. The insulating adhesive tape has a dielectric breakdown voltage of about 2500 V or more, and can prevent bubbles in the adhesive layer, peeling between the adhesive layers, or package cracks due to the use of the liquid adhesive. Also, the insulating adhesive tape can prevent reliability problems such as poor spread due to the use of conventional liquid adhesives. Furthermore, since the insulating adhesive tape does not have adhesiveness at room temperature, it is easy to handle, and a sufficient shear stress can be ensured without performing another curing step.
[0033]
The die bonding method using the insulating adhesive tape according to the present invention is simpler than the conventional die bonding method using a liquid adhesive and insulating flakes. Therefore, according to the present invention, the die bonding operation time can be shortened, and the manufacturing cost can be reduced. There is no additional required material such as insulating flakes.
[0034]
It should be noted that the preferred embodiments of the present invention described above are intended to clarify the technical contents of the present invention, and should not be construed in a narrow sense as being limited to such specific examples. Various modifications can be made within the spirit and scope of the claims.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing a conventional semiconductor device.
FIG. 2 is a cross-sectional view of a semiconductor device according to the present invention having a die bonded by an insulating adhesive tape.
FIG. 3 is a flowchart illustrating a die bonding method according to the present invention.
FIG. 4 is a perspective view showing a die bonding apparatus according to the present invention.
FIG. 5 is a cross-sectional view showing a step of aligning a tape cutter on an insulating adhesive tape.
FIG. 6 is a cross-sectional view showing a step of cutting the insulating adhesive tape with a cutting machine.
FIG. 7 is a cross-sectional view showing a stage in which the upper surface of the cut insulating adhesive tape is adsorbed by a tape pickup means.
FIG. 8 is a cross-sectional view showing a step of bonding an insulating adhesive tape to a lead frame.
[Explanation of symbols]
20
22 conductive adhesive 23
Claims (19)
絶縁接着テープを提供する段階と、
前記導電性基板の接着領域に前記絶縁接着テープを取り付ける段階と、
前記第2ダイを提供する段階と、
前記絶縁接着テープに前記第2ダイを接着する段階と、
前記導電性基板をアンロードする段階と、
を含むことを特徴とする半導体素子のダイ接着方法。Providing a conductive substrate having a first die bonded by a conductive adhesive and an adhesive region for bonding the second die;
Providing an insulating adhesive tape; and
Attaching the insulating adhesive tape to an adhesive region of the conductive substrate;
Providing the second die;
Adhering the second die to the insulating adhesive tape;
Unloading the conductive substrate;
A die bonding method for a semiconductor element, comprising:
前記スタッカーにその一端が隣接するように配置され、所定の間隔をもって前記導電性基板を搬送する搬送部と、
前記導電性基板に前記第2ダイを接着するための絶縁接着テープを供給するテープ供給部と、
前記テープ供給部と前記搬送部との間に配置され、前記テープ供給部から供給される前記絶縁接着テープを前記導電性基板の接着領域に接着するテープピックアップ手段と、
複数の前記第2ダイを有するウェーハを載置するウェーハテーブルと、
前記ウェーハテーブルと前記搬送部との間に配置され、前記ウェーハテーブル上のウェーハから前記第2ダイを分離して、前記第2ダイを前記導電性基板の接着領域に接着させるダイピックアップ手段とを含むことを特徴とする半導体素子のダイ接着装置。A stacker on which a conductive substrate having a first die bonded by a conductive adhesive and an adhesive region for bonding the second die is mounted;
A transport unit that is disposed so that one end thereof is adjacent to the stacker, and transports the conductive substrate at a predetermined interval;
A tape supply unit for supplying an insulating adhesive tape for bonding the second die to the conductive substrate;
A tape pick-up means that is disposed between the tape supply unit and the transport unit and adheres the insulating adhesive tape supplied from the tape supply unit to an adhesive region of the conductive substrate;
A wafer table on which a wafer having a plurality of the second dies is placed;
A die pick-up means disposed between the wafer table and the transfer unit, separating the second die from the wafer on the wafer table, and bonding the second die to the bonding region of the conductive substrate; A die bonding apparatus for semiconductor elements, comprising:
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1998P34629 | 1998-08-26 | ||
KR1019980034629A KR100317648B1 (en) | 1998-08-26 | 1998-08-26 | Semiconductor device having die adhesively bonded by electrically insulating tape, method and apparatus for die bonding |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2000077432A JP2000077432A (en) | 2000-03-14 |
JP4119054B2 true JP4119054B2 (en) | 2008-07-16 |
Family
ID=19548332
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20614899A Expired - Fee Related JP4119054B2 (en) | 1998-08-26 | 1999-07-21 | Method and apparatus for die bonding semiconductor elements |
Country Status (4)
Country | Link |
---|---|
US (1) | US6742561B2 (en) |
JP (1) | JP4119054B2 (en) |
KR (1) | KR100317648B1 (en) |
TW (1) | TW405238B (en) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100335481B1 (en) * | 1999-09-13 | 2002-05-04 | 김덕중 | Power device having multi-chip package structure |
US6731353B1 (en) * | 2001-08-17 | 2004-05-04 | Alien Technology Corporation | Method and apparatus for transferring blocks |
WO2003017008A1 (en) * | 2001-08-21 | 2003-02-27 | Pfu Limited | Liquid development electrophotographic device |
JP2003100781A (en) * | 2001-09-25 | 2003-04-04 | Mitsubishi Electric Corp | Semiconductor manufacturing apparatus, manufacturing method of semiconductor device, and semiconductor device |
KR100781154B1 (en) * | 2002-01-09 | 2007-11-30 | 삼성테크윈 주식회사 | An apparatus and method for attatching tape for using in manufacturing of semi conductor |
KR100415282B1 (en) * | 2002-02-06 | 2004-01-16 | 삼성전자주식회사 | Dual die bonder for semiconductor devices |
US20030188616A1 (en) * | 2002-04-03 | 2003-10-09 | Behymer Lance E. | Compliant cutting die apparatus for cutting fuel cell material layers |
US20030188615A1 (en) * | 2002-04-03 | 2003-10-09 | 3M Innovative Properties Company | Angled product transfer conveyor |
US6740131B2 (en) | 2002-04-03 | 2004-05-25 | 3M Innovative Properties Company | Apparatus for automatically fabricating fuel cell |
US7432009B2 (en) * | 2002-04-03 | 2008-10-07 | 3M Innovative Properties Company | Lamination apparatus and methods |
US6868890B2 (en) * | 2002-04-03 | 2005-03-22 | 3M Innovative Properties Company | Method and apparatus for peeling a thin film from a liner |
US20030190226A1 (en) * | 2002-04-03 | 2003-10-09 | 3M Innovative Properties Company | Apparatus and method for singulating porous fuel cell layers using adhesive tape pick head |
KR100469169B1 (en) | 2002-08-14 | 2005-02-02 | 삼성전자주식회사 | Apparatus for bonding stack chip using insulating adhesive tape |
KR100484088B1 (en) * | 2002-12-06 | 2005-04-20 | 삼성전자주식회사 | Die attach and cure in line apparatus for multi chip package |
DE602004014492D1 (en) * | 2003-05-13 | 2008-07-31 | Matsushita Electric Ind Co Ltd | FEEDING DEVICE FOR ELECTRONIC COMPONENTS AND METHOD FOR SUPPLYING ELECTRONIC COMPONENTS |
US7195690B2 (en) * | 2003-05-28 | 2007-03-27 | 3M Innovative Properties Company | Roll-good fuel cell fabrication processes, equipment, and articles produced from same |
US7182118B2 (en) * | 2003-06-02 | 2007-02-27 | Asm Assembly Automation Ltd. | Pick and place assembly for transporting a film of material |
US7179346B2 (en) * | 2003-06-03 | 2007-02-20 | Asm Assembly Automation Ltd. | Semiconductor apparatus with multiple delivery devices for components |
JP2005045023A (en) * | 2003-07-22 | 2005-02-17 | Toshiba Corp | Manufacturing method of semiconductor device and manufacturing device for semiconductor |
US20050034577A1 (en) * | 2003-08-14 | 2005-02-17 | Asm Assembly Automation Ltd | Apparatus and method for indexing and severing film |
KR100541395B1 (en) * | 2003-09-09 | 2006-01-11 | 삼성전자주식회사 | Apparatus for stacking semiconductor chips on wafer, method using the apparatus, and semiconductor package manufactured thereby |
EP2011844A1 (en) * | 2006-04-27 | 2009-01-07 | Sumitomo Bakelite Co., Ltd. | Adhesive tape, semiconductor package, and electronic device |
US8037918B2 (en) * | 2006-12-04 | 2011-10-18 | Stats Chippac, Inc. | Pick-up heads and systems for die bonding and related applications |
US7550828B2 (en) * | 2007-01-03 | 2009-06-23 | Stats Chippac, Inc. | Leadframe package for MEMS microphone assembly |
TWI394260B (en) * | 2007-10-31 | 2013-04-21 | Adl Engineering Inc | Semiconductor device package structure with multi-chips and method of the same |
WO2009092646A2 (en) * | 2008-01-25 | 2009-07-30 | Oerlikon Assembly Equipment Ag, Steinhausen | Method and apparatus for mounting a piece of foil on a substrate |
JP5132407B2 (en) * | 2008-04-25 | 2013-01-30 | オンセミコンダクター・トレーディング・リミテッド | Semiconductor device |
CN101842000B (en) * | 2009-03-19 | 2014-04-30 | 鸿富锦精密工业(深圳)有限公司 | Attaching device and attaching method using same |
JP2012234920A (en) * | 2011-04-28 | 2012-11-29 | Toshiba Corp | Semiconductor manufacturing device and semiconductor device manufacturing method |
KR20130066234A (en) * | 2011-12-12 | 2013-06-20 | 삼성전자주식회사 | Fabricating method of semiconductor device and appratus for pick-up of semiconductor device used thereof |
KR101127116B1 (en) | 2011-12-29 | 2012-03-27 | 한국삼양공업(주) | Tape sticking device for pcb |
JP2020017692A (en) * | 2018-07-27 | 2020-01-30 | Tdk株式会社 | Electronic component package |
CN109524334B (en) * | 2018-12-29 | 2024-02-06 | 泰州芯格电子科技有限公司 | Semiconductor crystal grain sheet transferring device |
KR20210138263A (en) | 2020-05-12 | 2021-11-19 | 삼성전자주식회사 | A semiconductor chip mounting tape and a method of manufacturing semiconductor package using the tape |
US11919256B2 (en) * | 2021-04-28 | 2024-03-05 | The Boeing Company | System and method for manufacturing cross-ply pre-impregnated material |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2994510B2 (en) * | 1992-02-10 | 1999-12-27 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
US5406124A (en) * | 1992-12-04 | 1995-04-11 | Mitsui Toatsu Chemicals, Inc. | Insulating adhesive tape, and lead frame and semiconductor device employing the tape |
KR970008438A (en) * | 1995-07-21 | 1997-02-24 | 김광호 | Lead frame separator |
TW315491B (en) * | 1995-07-31 | 1997-09-11 | Micron Technology Inc | Apparatus for applying adhesive tape for semiconductor packages |
KR0175267B1 (en) * | 1995-09-30 | 1999-04-01 | 김광호 | Die bonding device with pick-up tool for rotary motion |
-
1998
- 1998-08-26 KR KR1019980034629A patent/KR100317648B1/en not_active IP Right Cessation
-
1999
- 1999-02-09 TW TW088101992A patent/TW405238B/en not_active IP Right Cessation
- 1999-07-21 JP JP20614899A patent/JP4119054B2/en not_active Expired - Fee Related
-
2002
- 2002-04-04 US US10/116,786 patent/US6742561B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20020109217A1 (en) | 2002-08-15 |
US6742561B2 (en) | 2004-06-01 |
TW405238B (en) | 2000-09-11 |
KR100317648B1 (en) | 2002-02-19 |
JP2000077432A (en) | 2000-03-14 |
KR20000014967A (en) | 2000-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4119054B2 (en) | Method and apparatus for die bonding semiconductor elements | |
US20030145939A1 (en) | Dual die bonder for a semiconductor device and a method thereof | |
US8105880B2 (en) | Method for attaching a semiconductor die to a leadframe, and a semiconductor device | |
JP4261356B2 (en) | Method for manufacturing a semiconductor package | |
KR20040086831A (en) | Manufacturing method of semiconductor device | |
TWI395316B (en) | Multi-chip module package | |
KR100469169B1 (en) | Apparatus for bonding stack chip using insulating adhesive tape | |
JP2001015531A (en) | Semiconductor device and manufacture thereof | |
JP2006352058A (en) | Method for fixing anisotropic conductive adhesive film, and fixing device | |
CN1187804C (en) | Power semiconductor die attach process using conductive adhesive film | |
US6723620B1 (en) | Power semiconductor die attach process using conductive adhesive film | |
KR100220709B1 (en) | Method and apparatus for applying liquid adhesive to lead, and resulting adhesive layer structure for lead-on-chip(loc) type semiconductor chip package | |
JP3689033B2 (en) | How to apply film-like resin | |
JP3594502B2 (en) | Semiconductor package manufacturing method and apparatus | |
WO2001080312A1 (en) | Pre-application of die attach material to wafer back | |
JP2014146639A (en) | Method of manufacturing wiring board with adhesive layer | |
JP3394667B2 (en) | Semiconductor manufacturing equipment | |
JPS59221369A (en) | Method for bonding semiconductor chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040727 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070723 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20071023 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20071026 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071122 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071213 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080306 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080401 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080424 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110502 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120502 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130502 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |