JP4113071B2 - Voltage fluctuation compensation device - Google Patents

Description

  The present invention relates to a voltage fluctuation compensator that detects and compensates for voltage fluctuation when the voltage of a power system supplied to a load fluctuates instantaneously.

The voltage of the electric power system is instantaneously reduced by lightning, etc., and precision equipment such as factories malfunctions or is temporarily stopped, which can cause great damage on the production line. In order to prevent such damage, a voltage fluctuation compensator that monitors voltage fluctuations such as an instantaneous voltage drop (hereinafter referred to as a momentary voltage drop) of the power system and compensates for the voltage drop is used.
A conventional voltage fluctuation compensator is configured by a plurality of voltage compensation circuits that are connected in series to a power system and output a compensation voltage with either positive or negative polarity. Each voltage compensation circuit is provided with a full bridge inverter composed of four semiconductor switching elements with diodes connected in antiparallel, and a charging capacitor, which converts the DC voltage of the charging capacitor into AC and outputs it. In addition, a high-speed mechanical steady short-circuit switch is provided in parallel at the output terminal of each voltage compensation circuit. The charging capacitors in each voltage compensation circuit are charged with different voltages by the charging diode and the charging transformer, and the voltage ratio is set to a power ratio of about 2.

  Constantly, current flows through a steady short circuit switch. Further, when the power system is instantaneously reduced, the voltage drop amount of the power system is converted into a binary signal by collating the voltage detection value of the charging capacitor in each voltage compensation circuit with the reference value of each bit signal. A / D conversion is performed, and a desired combination is selected from the plurality of voltage compensation circuits based on the signal, and the voltage drop of the power system is compensated by the sum of the output voltages. In addition, the voltage compensation circuit selected by the binary signal enables the output voltage to include the one having the opposite polarity to the voltage polarity of the power system, and the capacitor in the voltage compensation circuit having the same polarity as that of the power system. Is discharged during operation, and a capacitor in the voltage compensation circuit having a reverse polarity is charged during operation (see, for example, Patent Document 1).

JP 2002-359928 A

  In such a conventional voltage fluctuation compensator, in order to suppress the voltage drop of the capacitor, the output voltage of a predetermined voltage compensation circuit is reversed to the system voltage as necessary, so that Capacitors were charged and thus operated by combining charging and discharging. However, the polarity of voltage and current may be reversed, for example, when a load with a delayed current phase is connected to the system, in which case the relationship between charging and discharging is reversed, and the capacitor voltage Lowers and discharges further to the capacitor that needs to be charged. For this reason, there is a problem that it is easy to fall out of compensation.

  The present invention has been made to solve the above problems, and even when a phase lag exists between the voltage and current of the system, the capacitor that should suppress the voltage drop further discharges. The purpose is to continue voltage compensation with high reliability by making charging possible.

The voltage fluctuation compensation device according to the present invention comprises a plurality of voltage compensation circuits each having a capacitor having a different voltage and converting the voltage of the capacitor into an alternating current and outputting the same, and the voltage drop in the power system. Including a controller that performs monitoring of voltage drop, voltage drop of the capacitor, and power supply control based on the voltage drop, and when the voltage of the power system drops, the voltage compensation circuit includes ones whose output voltages are opposite in polarity. The desired combination is selected, and the voltage drop supplied to the load is compensated by the compensation voltage based on the sum of the output voltages to suppress the fluctuation of the voltage supplied to the load, and the output having the opposite polarity to the compensation voltage is provided. A capacitor in the voltage compensation circuit that generates a voltage is charged to suppress a voltage drop of the capacitor. And a polarity detecting means for detecting that the polarity of the compensation voltage is different from the polarity of the system current flowing through the voltage compensation circuit. When the polarity is detected, the voltage is charged by charging. The output voltage of the voltage compensation circuit having the capacitor whose suppression is to be suppressed is switched so as to have the same polarity as the compensation voltage . Further, when the voltage of the power system drops, the voltage of the capacitor in each voltage compensation circuit is used as a reference value for each bit signal, and the amount of voltage drop is checked against the reference value to obtain a binary signal. A logic table is set in advance to convert the binary signal to a binary value in which each bit value is 1 when the capacitor is discharged, and -1 when charged. Based on the binary signal and the detected voltage of the capacitor, a binary value is selected from the logic table, and the combination of the voltage compensation circuit and the polarity of each output voltage are selected according to each bit value of the binary value. When the different polarity is detected by the different polarity detecting means, the capacitor is charged when the bit value of the binary value in the logic table is 1, and discharged when it is -1. Become I used read as cormorants.

  In the voltage fluctuation compensator according to the present invention, regardless of the relationship between the polarity of the system current and the polarity of the compensation voltage, it is possible to suppress a decrease in the capacitor voltage, and it is always possible to perform highly accurate compensation. In addition, the charges of the capacitors of all the voltage compensation circuits can be used effectively, so that the voltage compensation can be reliably continued for a long time. As a result, the capacitance value of the capacitor can be set small, and an inexpensive device can be configured.

Embodiment 1 FIG.
Embodiment 1 of the present invention will be described below. 1 is a schematic configuration diagram of a voltage fluctuation compensating apparatus 100 according to Embodiment 1 of the present invention.
As shown in FIG. 1, the power from the transmission line 1 is stepped down by the transformer 2 and connected to the consumer 3 (load) via the voltage fluctuation compensation device 100 to be supplied with power. As shown in the figure, the voltage fluctuation compensator 100 is composed of a plurality of (in this case, three) voltage compensation units 15 and a control circuit 16, and a voltage compensation circuit PN1, which outputs a compensation voltage with either positive or negative polarity, PN2 and PN3 are connected in series to the power system. Each voltage compensation unit 15 includes a full bridge inverter composed of four IGBTs 9sw11 to 9sw14, 9sw21 to 9sw24, 9sw31 to 9sw34 having diodes connected in antiparallel, and each voltage compensation circuit including charging capacitors 10pn1 to 10pn3. A PN (PN1, PN2, PN3), a charging diode 11 for charging the charging capacitor 10 (10pn1 to 10pn3), and a secondary winding 13 of the charging transformer 14 are provided. The charging voltages V1 to V3 of the charging capacitor 10 are connected to the power system with either positive or negative polarity by on / off control of the IGBT 9 (9sw11 to 9sw14, 9sw21 to 9sw24, 9sw31 to 9sw34).

A high-speed mechanical steady short-circuit switch 8 is provided at the output terminal of each voltage compensation circuit PN in parallel with each voltage compensation circuit PN. Although a plurality of the steady short-circuit switches 8 are shown in the figure, only one of them may be provided in parallel with the whole of the plurality of voltage compensation circuits PN connected in series.
Further, the full bridge inverter may be formed of a self-extinguishing semiconductor switching element other than the IGBT 9.
The charging capacitor 10 is charged with different voltages by the charging diode 11 and the secondary winding 13 of the charging transformer 14, and the charging transformer primary winding 12 is connected to the power system. The ratio of the voltage charged in the charging capacitor 10 in each voltage compensation circuit PN1, PN2, PN3 is set to a power ratio of about 2. That is, the following relationship is satisfied.
V3 = 2 × V2 = 2 × 2 × V1

The steady short-circuit switch 8 and each IGBT 9 are connected to the control circuit 16. The configuration and operation of the control circuit 16 will be described below with reference to FIG.
As shown in FIG. 2, the system voltage Vx and the system current Ix are input to the control circuit 16, and the polarity is determined by the polarity determination circuit 24. The polarity determination circuit 24 outputs a voltage polarity signal 24a and the system When the voltage polarity and the system current polarity are different, the different polarity detection signal 24b is output. The system voltage Vx is also input to the error amplifier 21. The error amplifier 21 compares the system voltage Vx with the set voltage 20 which is a system voltage at normal time, amplifies the difference between the two, and further performs absolute value conversion. The error voltage signal 21a is output.
Further, the charging capacitor 10 in each voltage compensation circuit PN includes a voltage detector (not shown) to monitor the voltage, and the voltage detection values V1, V2, and V3 are input to the control circuit 16.

In the A / D converter 22, an error voltage signal 21a from the error amplifier 21, a different polarity detection signal 24b from the polarity determination circuit 24, and voltage detection values V1, V2, and V3 of each capacitor are input, and a 3-bit digital signal is input. (D1 to D3) are output. This 3-bit digital signal (D1 to D3) is composed of binary values that enable both -1 and +1 for each bit value, and is a combination of voltage compensation circuits PN1, PN2, and PN3 that generate an output voltage. And the polarity of each output voltage.
Reference numeral 23 denotes a voltage sag detector, which detects the voltage sag of the input system voltage Vx and turns off the steady short-circuit switch 8 with a signal z (= 0).
Reference numeral 25 denotes a drive signal generator for generating a drive signal for the inverter of each voltage compensation circuit PN, which receives the voltage polarity signal 24a from the polarity determination circuit 24 and the digital signals D1 to D3 as inputs. PN inverter drive signals g11-g14, g21-g24, g31-g34 are generated.

The operation of each voltage compensation circuit according to the drive signal from the drive signal generator 25 will be described below.
For example, in the voltage compensation circuit PN1 shown in FIG. 1, when the least significant bit D1 = 1, when the polarity of the system voltage Vx is positive, the IGBTs 9sw11 and 9sw14 are turned on, and the IGBTs 9sw12 and 9sw13 are turned off. The voltage V1 is output with a positive polarity. Further, when the polarity of the system voltage is negative, the IGBTs 9sw12 and 9sw13 are turned on, and the IGBTs 9sw11 and 9sw14 are turned off, so that the charging voltage V1 is output with a negative polarity.
When the least significant bit D1 = −1 and the polarity of the system voltage Vx is positive, the IGBTs 9sw12 and 9sw13 are turned on and the IGBTs 9sw11 and 9sw14 are turned off to output the charging voltage V1 with a negative polarity. Further, when the polarity of the system voltage is negative, the IGBTs 9sw11 and 9sw14 are turned on and the IGBTs 9sw12 and 9sw13 are turned off, so that the charging voltage V1 is output with a positive polarity. When D1 = 0, one of the upper arm side 9sw12 and 9sw14 or the lower arm side 9sw11 and 9sw13 of the IGBTs 9sw11 to 9sw14 is turned on, the other is turned off, the output terminal is short-circuited, and the voltage compensation circuit PN1 The output of is almost zero.

Normally, the steady short-circuit switch 8 is in an ON state, and current flows through the steady short-circuit switch 8. When the power system is instantaneously reduced, a compensation voltage is output from each of the voltage compensation circuits PN1, PN2, and PN3 selected by the generated digital signals D1 to D3.
By the way, when the voltage drop amount of the power system is relatively small, only the voltage compensation circuit (for example, PN1) having the charging capacitor 10 with a small charging voltage operates, and only the charging capacitor 10 has a voltage drop and the electric charge is generated. It disappears rapidly. For this reason, when outputting the compensation voltage, a voltage drop of the charging capacitor 10 having a relatively small charging voltage is detected from the voltage detection values V1 to V3 of each charging capacitor, and the charge of the charging capacitor 10 having a relatively high charging voltage is detected. Utilizing this, the charging capacitor 10 whose voltage has dropped is charged.
That is, the voltage compensation circuits PN1, PN2, and PN3 that generate output voltages based on the bit values (D1, D2, and D3) that are binary values that enable both −1 and +1 in the digital signals D1 to D3. The combination and the polarity of each output voltage are selected, and the compensation voltage is output by combining charging and discharging. These outputs are combined in the system to compensate for the voltage drop of the system voltage, and suppress the capacitor voltage drop by charging the charging capacitor 10. It should be noted that a voltage output of eight gradations “000” to “111” can be generated from the entire voltage fluctuation compensating apparatus 100, and the maximum compensation voltage is 7 × V1.

Details of the A / D converter 22 are shown in FIG.
As shown in the figure, the A / D converter 22 is inputted with the error voltage signal 21a from the error amplifier 21 and the voltage detection values V1 to V3 of the respective charging capacitors 10, and is a 3-bit digital signal corresponding to the error voltage. A / D converter 27 that converts the signals (D1a to D3a), an arithmetic circuit 61 that performs a voltage gradation command calculation based on the digital signals (D1a to D3a) from the A / D converter 27, and a difference from the polarity determination circuit 24. An arithmetic circuit 63 that generates the voltage increase signals V1Δ and V2Δ with the polarity detection signal 24b and the voltage detection values V1 to V3 of the charging capacitors 10 as inputs, and digital signals D1 to D3 based on signals from the arithmetic circuits 61 and 63. A logical table 62 for determination is provided.

FIG. 4 is a configuration diagram showing details of the A / D converter 27. In the figure, reference numerals 50 (50-1, 50-2, 50-3) denote comparators, and 51-1, 51-2 denote arithmetic circuits using arithmetic processors.
As shown in FIG. 4, first, the error voltage V3in and the voltage V3 of the error voltage signal 21a from the error amplifier 21 are compared by the comparator 50-3, and set to 1 when V3in ≧ V3 and 0 when V3in <V3. D3a is formed. Next, in the arithmetic circuit 51-2, if D3a is 1, V2in = V3in-V3, and if D3a is 0, V2in = V3in. Here, V2in represents an uncompensated voltage when a compensation voltage is output in the signal state of D3a. Next, V2in and V2 are compared by the comparator 50-2 and D2a is output. Next, V1in is calculated by the calculation circuit 51-1 in the same manner as described above. V1in represents a voltage for which compensation is insufficient when the compensation voltage is output in the signal states of D3a and D2a. Finally, V1in and V1 are compared by the comparator 50-1, and D1a is determined.

As described above, when the A / D converter 27 is used to A / D convert the output of the error amplifier 21 obtained by amplifying the voltage drop amount of the power system into a digital signal (D1a to D3a), the voltage of each charging capacitor 10 is changed. Each bit signal of the binary signals (D1a to D3a) is determined by collating with the detected voltage values V1 to V3 detected at any time.
When the difference between the system voltage Vx and the set voltage 20 becomes equal to the detected voltage value V1 of the charging capacitor 10pn1, only the least significant bit D1a in the output signal from the A / D converter 27 is 1, that is, “001”. Similarly, in the case of “010” to “111”, the gain of the error amplifier 21 is adjusted in advance so as to be equal to the combination of the detection voltage values V1 to V3 of the charging capacitor 10.

As shown in FIG. 3, voltage gradation S values by D1a, D2a, and D3a from the A / D converter 27 are calculated by the calculation circuit 61 and input to the logic table 62. The voltage gradation command calculation in the calculation circuit 61 is S = D3a × 4 + D2a × 2 + D1a. There are seven voltage gradations S, 1, 2, 3, 4, 5, 6, and 7.
In order to perform the voltage compensation operation for realizing the voltage gradation command by selecting the voltage compensation circuit PN, a logic table 62 as shown in the figure is created in advance, and each bit value is -1, +1 from the logic table 62. A digital signal (D1, D2, D3) that enables both is selected. The corresponding voltage compensation circuits PN1, PN2, and PN3 operate according to the bit values of D1, D2, and D3, respectively.

  Normally, the logic in the logic table 62 is +1 for discharging operation and -1 for charging operation. Here, “normal” indicates a case where the polarity of the grid current and the polarity of the grid voltage are the same polarity, and the case where the polarity is different will be described later. For example, in the voltage fluctuation compensating apparatus 100 as shown in FIG. 1, when the polarity of the system current and the polarity of the system voltage are the same, when the compensation voltage corresponding to the voltage drop is output and the logic is +1, When the charging capacitor 10 is discharged and −1, the voltage compensation circuit PN is selected and operated so that the charging capacitor 10 is charged. That is, the operation of the voltage compensation circuit PN whose output voltage is the same polarity with respect to the system voltage is the discharge operation (+1), and the operation of the voltage compensation circuit PN whose output voltage is the reverse polarity is the charge operation (−1). A voltage obtained by subtracting the charging voltage from the voltage fluctuation compensation device 100 is output as a compensation voltage.

That is, as can be seen from the logic table 62, when outputting 1 as the voltage gradation S value, three binary signals can be selected. For example, the charging capacitor 10 in the voltage compensation circuit PN1 corresponding to D1 can be charged or discharged. When it is desired to increase only the charging capacitor voltage 10 of the voltage compensation circuit PN1, no. Select 1-2. When it is desired to increase the voltage of the charging capacitor 10 of both the voltage compensation circuit PN1 and the voltage compensation circuit PN2, No. 1 is used. 1-3 is selected. When it is not necessary to increase the voltage of any charging capacitor 10, no. 1-1 is selected.
Here, which voltage compensation circuit PN the voltage of the charging capacitor 10 is increased is determined based on the voltage increase signals V1Δ and V2Δ from the arithmetic circuit 63. That is, when V1Δ is 1, the logic of D1 is selected to be −1 to increase the voltage of the charging capacitor voltage 10 of the voltage compensation circuit PN1, and when V2Δ is 1, the logic of D2 is −1. Is selected and the voltage of the charging capacitor voltage 10 of the voltage compensation circuit PN2 is increased.

Such voltage increase signals V1Δ and V2Δ are output by the calculation circuit 63 by the following calculation. In the arithmetic circuit 63, in the normal state where the polarity of the system current and the polarity of the system voltage are the same polarity, that is, the different polarity detection signal 24b is not input, the voltage V3 of the charging capacitor 10 being monitored is divided by four. If the voltage of V1 is small, the voltage increase signal V1Δ is set to 1. Further, if the voltage V2 is smaller than the voltage obtained by dividing the monitored voltage V3 by 2, the voltage increase signal V2Δ is set to 1. That is, when V1Δ is 1, the voltage of the charging capacitor 10 of the voltage compensation circuit PN1 is lower than the binary condition when the voltage of the charging capacitor 10 of the voltage compensation circuit PN3 is used as a reference. It is necessary to increase the voltage of the charging capacitor 10 of PN1. A case where V2Δ is 1 also has the same meaning for the charging capacitor 10 of the voltage compensation circuit PN2.
That is, referring to the logic table 62, the digital signals (D1, D2, D3) are selected based on the voltage gradation S value from the arithmetic circuit 61 and the voltage increase signals V1Δ and V2Δ from the arithmetic circuit 63. This compensates for the voltage drop of the system voltage and suppresses the drop in the capacitor voltage of the charging capacitor 10.

Next, control when the polarity of the system current and the polarity of the system voltage are different polarities will be described below. When the polarity of the system current and the polarity of the system voltage are different from each other, the output of the compensation voltage corresponding to the voltage drop of the system voltage charges the energy as the entire voltage fluctuation compensation device 100.
The polarity determination circuit 24 outputs a different polarity detection signal 24b. This different polarity detection signal 24b, for example, determines the sign of the polarity pIV obtained by multiplying the positive or negative current polarity by the voltage polarity, and outputs it so as to become active when the polarity pIV is negative. When the different polarity detection signal 24b is input to the arithmetic circuit 63, as shown in FIG. 5, the determination logic of the voltage increase signals V1Δ and V2Δ is reversed and output. That is, when the polarity pIV is negative, the voltage increase signal V1Δ is set to 1 if the monitored voltage V1 of the charging capacitor 10 is equal to or higher than the voltage V3 divided by 4. If the voltage V2 of the charging capacitor 10 being monitored is equal to or higher than the voltage V3 divided by 2, the voltage increase signal V2Δ is set to 1.
That is, when V1Δ is 1, the voltage of the charging capacitor 10 of the voltage compensation circuit PN1 is higher than the binary condition when the voltage of the charging capacitor 10 of the voltage compensation circuit PN3 is used as a reference, and V2Δ is 1 This also has the same meaning for the charging capacitor 10 of the voltage compensation circuit PN2.

Based on the voltage increase signals V1Δ and V2Δ output in this way from the arithmetic circuit 63 and the voltage gradation S value from the arithmetic circuit 61, the digital table (D1, D2, D3) is referred to the logic table 62. Is selected.
By the way, when the polarity of the system current and the polarity of the system voltage are different from each other, the output of the compensation voltage for compensating for the voltage drop of the system voltage charges the energy as the entire voltage fluctuation compensator 100. In logic 62, +1 indicates that a charging operation is performed by generating an output voltage having the same polarity as the system voltage, and -1 indicates that a discharging operation is performed by generating an output voltage having the opposite polarity to the system voltage. Then, a voltage obtained by subtracting the charging voltage from the discharging voltage is output as a compensation voltage from the voltage fluctuation compensator 100.
That is, when V1Δ is 1, the logic of D1 is selected to be −1 to discharge the voltage of the charging capacitor voltage 10 of the voltage compensation circuit PN1, and when V2Δ is 1, the logic of D2 is −1. Is selected and the voltage of the charging capacitor voltage 10 of the voltage compensation circuit PN2 is discharged.

  As described above, when the different polarity detection signal 24b is input to the arithmetic circuit 63, the voltage increase signals V1Δ and V2Δ obtained by inverting the determination logic are 0 for the charging capacitor 10 that needs to be charged due to the voltage drop. The corresponding logic in the logic table 62 is not -1. That is, when the corresponding voltage compensation circuit PN is selected, the logic becomes 1, and an output voltage having the same polarity as the system voltage is generated to perform the charging operation. Therefore, even when there is a phase lag between the system voltage and current, and the polarity of the system current and the system voltage are different, the charging capacitor 10 that should suppress the voltage drop does not discharge further. The charging can be performed, and the voltage drop of the system voltage is compensated, and the decrease in the capacitor voltage of the charging capacitor 10 is suppressed.

  Thus, regardless of the relationship between the polarity of the system current and the polarity of the system voltage, a decrease in the capacitor voltage of the charging capacitor 10 can be suppressed. In addition, since the signals of (D1, D2, D3) can be set so that the voltage of each charging capacitor 10 does not deviate from the power-of-two relationship, it is always possible to perform highly accurate compensation. In addition, regardless of the voltage level of the compensation voltage, it is possible to effectively use the charge of the charge capacitors 10 of all the voltage compensation circuits PN without using only the charge of the charge capacitors 10 of some voltage compensation circuits PN. Therefore, even when a low compensation voltage continues for a long time, the voltage compensation can be reliably continued for a long time. As a result, the capacitance value of the charging capacitor 10 can be set small, and an inexpensive device can be configured.

  The operation of the voltage fluctuation compensating apparatus 100 has been described for only one phase of the system voltage, but actually, as shown in FIG. 6, each phase of three-phase alternating current (a phase, b phase, c phase) Is connected in series with a voltage fluctuation compensator 100 having a control circuit 16 to compensate for voltage fluctuations.

  Further, in this embodiment, the polarity determination circuit 24 determines the polarity of the system voltage, but this detects the polarity of the compensation voltage that is the output voltage of the entire voltage fluctuation compensator 100. In the case where voltage compensation is performed independently for each phase as in this embodiment, the compensation voltage polarity matches the system voltage polarity, so that the system voltage polarity can be detected and used. When voltage compensation is performed in conjunction with a plurality of phases, the system voltage polarity and the compensation voltage polarity of each phase do not always match. In such a case, the compensation voltage polarity is input to the polarity determination circuit 24 by inputting the compensation voltage. Is used.

Embodiment 2. FIG.
In the first embodiment, the digital signal (D1 to D3) is selected from the logic table 62 and the output pattern of the compensation voltage is switched in order to change the voltage gradation S value or to detect the difference by the different polarity detection signal 24b. This is performed when polarity detection is switched, and is not performed otherwise. In this case, the different polarity detection signal 24 b is input not only to the arithmetic circuit 63 but also to the logic table 62.
By doing so, it is possible to prevent the output pattern of the compensation voltage from being frequently switched every time the voltage increase signals V1Δ and V2Δ are switched, to reduce the switching loss of the IGBT 9 of the voltage compensation circuit PN, and to perform the compensation operation. Reliability is improved.

Embodiment 3 FIG.
In the second embodiment, in order to select the digital signal (D1 to D3) from the logic table 62 and switch the output pattern of the compensation voltage, when the voltage gradation S value changes or the detection by the different polarity detection means is performed. Although it is performed only when the presence / absence is switched, in addition to these cases, the digital signal (D1 to D3) is also generated when the voltage gradation S value continues the same value over a predetermined time. Select and switch the output pattern of the compensation voltage. The predetermined time is set such that switching loss of the IGBT 9 of the voltage compensation circuit PN does not become a problem.
By doing so, it is possible to prevent the output pattern of the compensation voltage from being frequently switched every time the voltage increase signals V1Δ and V2Δ are switched, and the switching loss of the IGBT 9 of the voltage compensation circuit PN can be reduced and each charging can be performed. Since the signal of (D1, D2, D3) can be set while the voltage of the capacitor 10 is brought closer to the power-of-two relationship, the reliability of the compensation operation is improved.

Embodiment 4 FIG.
In the first embodiment, the calculation (determination logic) of the voltage increase signals V1Δ and V2Δ in the arithmetic circuit 63 is switched by the different polarity detection signal 24b. In the fourth embodiment, as shown in FIG. 7, when the different polarity detection signal 24b is input to the arithmetic circuit 63, each voltage V1, V2, V3 of the monitored charging capacitor 10 is multiplied by −1. Are newly designated as V1, V2, and V3. Thereby, the calculation method of the voltage increase signals V1Δ and V2Δ used in the normal state where the polarity of the system current and the polarity of the system voltage are the same polarity, that is, the different polarity detection signal 24b is not input can always be used. That is, if the voltage V1 is smaller than the voltage obtained by dividing the voltage V3 of the charging capacitor 10 being monitored by 4, the voltage increase signal V1Δ is set to 1. Further, if the voltage V2 is smaller than the voltage obtained by dividing the monitored voltage V3 by 2, the voltage increase signal V2Δ is set to 1.
As a result, only one common determination logic can be used for the voltage increase signals V1Δ and V2Δ, and the control can be simplified.

Embodiment 5. FIG.
In the first embodiment, the determination logic of the voltage increase signals V1Δ and V2Δ in the arithmetic circuit 63 is switched by the different polarity detection signal 24b. In the fifth embodiment, when the different polarity detection signal 24b is input to the arithmetic circuit 63, the voltage increase signals V1Δ and V2Δ are fixed to 0. Thereby, when the polarity of the system current and the polarity of the system voltage are different from each other, the selected voltage compensation circuit PN operates to charge all the charging capacitors 10. For this reason, the charging capacitor 10 that should suppress the voltage drop can be charged without further discharging, compensating for the voltage drop of the system voltage and suppressing the capacitor voltage drop of the charging capacitor 10. As a result, when the time for reversing the polarity of the voltage and current is short, the same effect as in the first embodiment can be obtained, and the control can be simplified.

1 is a configuration diagram of a voltage variation compensating apparatus according to Embodiment 1 of the present invention. It is a circuit diagram which shows the control circuit by Embodiment 1 of this invention. It is a block diagram which shows the detail of the A / D converter by Embodiment 1 of this invention. It is a block diagram which shows the detail of the A / D converter by Embodiment 1 of this invention. It is a flowchart explaining the calculation in the arithmetic circuit by Embodiment 1 of this invention. It is a whole block diagram at the time of applying the voltage fluctuation compensation apparatus by Embodiment 1 of this invention to a three-phase alternating current. It is a flowchart explaining the calculation in the arithmetic circuit by Embodiment 4 of this invention.

Explanation of symbols

3 load (customer), 10 charging capacitor, 16 control circuit,
22 A / D converter, 23 voltage drop detector, 24 polarity determination circuit,
24b Different polarity detection signal, 27 A / D converter, 62 logic table,
63 arithmetic circuit, 100 voltage fluctuation compensation device, D1-D3 binary value,
D1a to D3a binary signals, PN1 to PN3, PN voltage compensation circuit,
V1, V2, V3 Capacitor voltage detection value, Vx system voltage, Ix system current.

Claims (6)

A plurality of voltage compensation circuits each having a capacitor having a different voltage and converting the voltage of the capacitor to an alternating current and outputting the same are connected in series to the power system, monitoring for voltage drop in the power system, voltage drop of the capacitor, And a control unit that performs power supply control based on the power supply system, and when the voltage of the power system drops, a desired combination can be selected by allowing the output voltage to include ones having opposite polarities from each other among the plurality of voltage compensation circuits. The compensation voltage based on the sum of the output voltages compensates for the voltage drop of the power system to suppress fluctuations in the voltage supplied to the load, and in the voltage compensation circuit that generates the output voltage having the opposite polarity to the compensation voltage. In a voltage fluctuation compensation device that charges a capacitor and suppresses a voltage drop of the capacitor,
There is provided a different polarity detecting means for detecting that the voltage polarity of the compensation voltage and the current polarity of the system current flowing through the voltage compensation circuit are different from each other. The output voltage of the voltage compensation circuit having the capacitor to be suppressed is switched to have the same polarity as the compensation voltage,
When the voltage of the power system drops, the voltage of the capacitor in each voltage compensation circuit is used as a reference value for each bit signal, and the amount of voltage drop is checked against the reference value to perform A / D conversion into a binary signal. In order to convert the binary signal into a binary value in which each bit value is 1 when the capacitor is discharged and -1 when the capacitor is charged, a logic table is set in advance. Based on the signal and the detected voltage of the capacitor, a binary value is selected from the logic table, and the combination of the voltage compensation circuit and the polarity of each output voltage are determined according to each bit value of the binary value. When the polarity is detected by the polarity detection means, the logic table is charged when the bit value of the binary value in the logic table is 1, and is discharged when it is -1. like Voltage fluctuation compensation device, which comprises using instead look. Based on the detection voltage of the capacitor in each voltage compensation circuit and a preset voltage ratio between the capacitors, a voltage drop of the capacitor is detected, and a binary value of a mode in which the capacitor can be charged is expressed by the logic Select from the table, and when different polarity is detected by the different polarity detection means, it is possible to detect that the detected voltage of the capacitor is higher than the preset voltage ratio between the capacitors and discharge the capacitor voltage fluctuation compensation device according to claim 1, wherein the selected from the logical table of binary value mode is. When different polarity is detected by the different polarity detection means, the detection voltage of the capacitor is used by reversing the positive and negative values, and is determined using a common arithmetic expression regardless of whether or not the different polarity is detected. 3. The voltage fluctuation compensator according to claim 2, wherein a binary value whose bit value corresponding to the capacitor is -1 is selected from the logic table. Based on the detection voltage of the capacitor in each voltage compensation circuit and a preset voltage ratio between the capacitors, a voltage drop of the capacitor is detected, and a binary value of a mode in which the capacitor can be charged is expressed by the logic When a different polarity is detected from the table and detected by the different polarity detection means, a binary value determined in advance corresponding to the binary signal obtained by A / D converting the voltage drop amount from the logical table. 2. The voltage fluctuation compensating apparatus according to claim 1 , wherein the voltage fluctuation compensating apparatus is selected. The binary value is selected from the logic table for outputting the compensation voltage when the level of the binary signal obtained by A / D converting the voltage drop amount is changed or by the different polarity detection means. The voltage fluctuation compensation device according to claim 1, wherein the voltage fluctuation compensation device is performed when the presence / absence of detection is switched, and is not performed otherwise. The binary value is selected from the logic table for outputting the compensation voltage when the level of the binary signal obtained by A / D converting the voltage drop amount is changed. when There was continued the same state beyond a predetermined time, or carried out when the presence of the detection by the opposite polarity detecting means is switched to any one of claims 1 to 4, characterized in that not performed otherwise The voltage fluctuation compensating apparatus according to 1.

Images