JP3996432B2 - Multilayer printed wiring board - Google Patents

Multilayer printed wiring board Download PDF

Info

Publication number
JP3996432B2
JP3996432B2 JP2002120541A JP2002120541A JP3996432B2 JP 3996432 B2 JP3996432 B2 JP 3996432B2 JP 2002120541 A JP2002120541 A JP 2002120541A JP 2002120541 A JP2002120541 A JP 2002120541A JP 3996432 B2 JP3996432 B2 JP 3996432B2
Authority
JP
Japan
Prior art keywords
wiring board
individual
inner layer
printed wiring
absence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002120541A
Other languages
Japanese (ja)
Other versions
JP2003318553A (en
Inventor
知宏 葛生
Original Assignee
日本シイエムケイ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本シイエムケイ株式会社 filed Critical 日本シイエムケイ株式会社
Priority to JP2002120541A priority Critical patent/JP3996432B2/en
Publication of JP2003318553A publication Critical patent/JP2003318553A/en
Application granted granted Critical
Publication of JP3996432B2 publication Critical patent/JP3996432B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Description

【0001】
【発明の属する技術分野】
本発明は、複数の個別配線板を備えた多層プリント配線板であって、特に内層不良の有無を個別配線板毎に容易に特定することができる多層プリント配線板に関する。
【0002】
【従来の技術】
プリント配線板における配線回路不良の代表的な確認方法として、表裏の配線回路の導通を確認する導通チェッカーが挙げられるが、半導体パッケージ基板等のようなビルドアップ多層プリント配線板の内層配線回路不良の確認においては、以下のような理由により、上記導通チェッカーが使用できない場合があった。
【0003】
例えば、はんだ接続パッドに電解金めっきを形成する際に、各パッド間をめっきリードで接続する場合、或いは、複数の配線回路が内層のベタパターンを共通パターンとして使用している場合などがそうであり、導通チェッカーを行うと、当該パッド間及び配線回路間でショート状態と判別されてしまうからである。
【0004】
【発明が解決しようとする課題】
従って、上記のような場合には、外観検査で不良品と判別された内層配線回路の部位を、紙に記録するなどして不良品管理を行っていたため、不良品流出対策が不十分であり、製品に不良品が混入するという懸念を有していた。
また、プリント配線板の製造は、個別配線板を複数配置したシート状で製造するのが一般的であり、上記懸念を回避する目的で、個別配線板に不良が発生した場合には、シート不良にしてしまうという手段が考えられるが、パッケージ基板においては、個々の個別配線板が非常に小さく、当該シートに多数の個別配線板が配置されるため、上記シート不良にするという手段では、歩留まりが非常に低くなるという問題があった。
【0005】
本発明は、上記問題点を解決すべくなされたもので、その目的とするところは、内層配線回路不良の確認方法として、導通チェッカーを必要とせず、容易に内層配線回路不良の有無を個別配線板毎に特定することができる多層プリント配線板の提供を目的とする。
【0006】
【課題を解決するための手段】
上記目的を達成すべく請求項1に係る本発明は、内層配線回路不良の有無を個別配線板毎に特定することができ、且つ外層から目視確認できる確認パターンを有すると共に、全ての絶縁層が裏面側の配線回路を透過することができる材料から構成されている複数の個別配線板を備えた多層プリント配線板であって、当該確認パターンが個別配線板に対応した複数の個別パッドを配置したものからなり、且つ鋭利なものでの削除による個別パッドの有無により当該内層配線回路不良の有無を確認するようになっていると共に、当該個別パッドが一つの個別配線板に対して表面側における内層配線回路不良の有無を示す黒化処理された表面側確認パッドと、裏面側における内層配線回路不良の有無を示す裏面側確認パッドとからなることを特徴とする多層プリント配線板である。
【0010】
【発明の実施の形態】
本発明の一実施形態を、図2(e)に示した1シート分の多層プリント配線板を用いて説明する。
図2(e)は、本発明多層プリント配線板1の表面側平面図で、縦10列、横3行からなる30個の個別配線板2と、内層に形成され、且つ外層から確認可能な確認パターン3とからなり、当該確認パターン3は、個別内層配線板2aの表面側における内層配線回路不良の有無を示すための表面側確認パッド3a、及び個別内層配線板2aの裏面側における内層配線回路不良の有無を示すための裏面側確認パッド3bよりなり、各確認パターン3上に形成された3個の個別配線板2に対応して形成され、個別内層配線板2aの不良個所に対応して、当該パッド3a或いは3bが除去されているものである。
【0011】
次に、図2(e)の多層プリント配線板1の製造工程を図1及び図2を用いて説明するとともに、内層配線回路不良の確認方法を併せて説明する。
まず、絶縁基材(裏面の配線回路が透過可能な材料)の両面に銅箔等の金属箔を積層した金属箔張り積層板を用意し、一般的なサブトラクティブ法により、縦10列、横3行からなる30個の個別内層配線板2aと、当該個別内層配線板2aの近傍に、当該各列毎に対応せしめて表示された確認パターン3とを形成することによって、図1(a)の内層プリント配線板1aを得る。当該確認パターン3は、個別内層配線板2aの表面に形成され、当該表面側における内層配線回路不良の有無を示す表面側確認パッド3aと、個別内層配線板2aの裏面に形成され、当該裏面側における内層配線回路不良の有無を示す裏面側確認パッド3bよりなり、当該裏面側確認パッド3bは、絶縁基材を透過して表面側から確認できるようになっている。これにより、片面側(ここでは表面側)から容易に両確認パッド3a、3bを確認することができる。次に、図1(a)の内層プリント配線板1aの外観検査を行い、個別内層配線板2aに内層配線回路不良がないか確認し、検出された不良の個別内層配線板2aの配置位置に該当する表面側確認パッド3a、或いは裏面側確認パッド3bを鋭利なもの、例えばカッター等で削除する(図1(b)参照)。尚、確認パターン3の上部に表示されている数字は、個別内層配線板2aの各行数を示したものであり、例えば、図1(b)の1列目を例にすると、表面側確認パッド3aの1と2が削除されているので、内層プリント配線板1aに形成された個別内層配線板2a群の1列目における1行目と2行目の表面側配線回路において不良が発生したということが確認できる。次に、図1(b)の内層プリント配線板1aに黒化処理等の粗化処理を施すことによって、金属箔面が粗化された図1(c)の状態の内層プリント配線板1aを得る。これにより、表面側確認パッド3aの色が濃くなるとともに裏面側確認パッド3bは変色しないため(裏面側確認パッド3bは当該パッド3bの裏面が絶縁基材から透過されているため)、表裏面のどちら側で不良が発生したのかがより明確に確認でき、不良原因の遡及調査をする上で表裏面の誤認を防止できる。次に、図2(d)のように層間絶縁層(内層配線回路が透過可能な材料)を介して表裏に金属箔を積層し、一般的なサブトラクティブ法により、複数の個別配線板2の配線回路形成を行うとともに、確認パターン3上に存在する金属箔を除去する。以上の工程により、個別内層配線板2aの不良個所を外層から目視によって容易に確認できるようにした図2(e)の多層プリント配線板を得る。
【0012】
本発明を説明するにあたって、30個の個別配線板を備えた1シート分の4層プリント配線板を用いて説明したが、構成としてはこの限りでなく、また、内層プリント配線板の絶縁基材として裏面の配線回路が透過できる材料を用いたが、透過できない材料を用いてもよく、この場合、片面づつ確認すれば本発明は有効に作用する。
【0013】
【発明の効果】
多層プリント配線板を本発明の構成とすることによって、内層配線回路の導通検査に導通チェッカーが使用できない場合においても、容易に不良品確認を行うことができるため、製品への不良品混入の懸念が回避できるとともに、製品歩留まりを向上することができる。
【図面の簡単な説明】
【図1】本発明多層プリント配線板の製造工程(a)〜(c)を示す概略平面説明図。
【図2】本発明多層プリント配線板の製造工程(d)〜(e)を示す概略平面説明図。
【符号の説明】
1:多層プリント配線板
1a:内層プリント配線板
2:個別配線板
2a:個別内層配線板
3:確認パターン
3a:表面側確認パッド
3b:裏面側確認パッド
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a multilayer printed wiring board provided with a plurality of individual wiring boards, and more particularly to a multilayer printed wiring board capable of easily specifying the presence or absence of an inner layer defect for each individual wiring board.
[0002]
[Prior art]
A typical method for confirming the failure of a printed circuit in a printed wiring board is a continuity checker that confirms the continuity of the front and back wiring circuits. In the confirmation, the continuity checker may not be used for the following reasons.
[0003]
For example, when forming electrolytic gold plating on solder connection pads, when connecting each pad with a plating lead, or when multiple wiring circuits use the solid pattern of the inner layer as a common pattern, etc. This is because, if the continuity checker is performed, it is determined that the short state occurs between the pads and between the wiring circuits.
[0004]
[Problems to be solved by the invention]
Therefore, in the above cases, defective product management was performed by recording the portion of the inner wiring circuit that was determined to be defective in the appearance inspection on paper, and therefore countermeasures against defective product leakage were insufficient. There was a concern that defective products would be mixed into the product.
In addition, the printed wiring board is generally manufactured in the form of a sheet in which a plurality of individual wiring boards are arranged, and in order to avoid the above-mentioned concerns, if a defect occurs in the individual wiring board, the sheet is defective. However, in the package substrate, each individual wiring board is very small, and a large number of individual wiring boards are arranged on the sheet. There was a problem of being very low.
[0005]
The present invention has been made to solve the above-described problems, and the object of the present invention is as a method for confirming the failure of the inner layer wiring circuit without requiring a continuity checker and easily determining whether there is an inner layer wiring circuit failure. An object is to provide a multilayer printed wiring board that can be specified for each board.
[0006]
[Means for Solving the Problems]
In order to achieve the above object, the present invention according to claim 1 has a confirmation pattern in which the presence or absence of an inner layer wiring circuit defect can be specified for each individual wiring board and can be visually confirmed from the outer layer, and all the insulating layers are A multilayer printed wiring board including a plurality of individual wiring boards made of a material that can pass through the wiring circuit on the back side, and the confirmation pattern includes a plurality of individual pads corresponding to the individual wiring boards. The inner layer on the surface side of the individual pad is checked with respect to one individual wiring board while checking the presence or absence of the inner layer wiring circuit defect by the presence or absence of the individual pad due to deletion by a sharp one and the surface side check pads blackened indicating the presence or absence of the wiring circuit failure, and characterized by comprising a rear surface side check pad indicating the presence or absence of inner wiring circuit failure in the back side That is a multi-layer printed wiring board.
[0010]
DETAILED DESCRIPTION OF THE INVENTION
One embodiment of the present invention will be described using a multilayer printed wiring board for one sheet shown in FIG.
FIG. 2 (e) is a plan view of the front surface side of the multilayer printed wiring board 1 of the present invention, 30 individual wiring boards 2 having 10 columns and 3 rows, and formed on the inner layer and can be confirmed from the outer layer. The confirmation pattern 3 includes a front-side confirmation pad 3a for indicating the presence or absence of an inner-layer wiring circuit defect on the front surface side of the individual inner-layer wiring board 2a, and an inner-layer wiring on the back surface side of the individual inner-layer wiring board 2a. The back side confirmation pad 3b for indicating the presence or absence of a circuit defect is formed corresponding to the three individual wiring boards 2 formed on each confirmation pattern 3, and corresponds to the defective portion of the individual inner layer wiring board 2a. Thus, the pad 3a or 3b is removed.
[0011]
Next, the manufacturing process of the multilayer printed wiring board 1 shown in FIG. 2 (e) will be described with reference to FIGS. 1 and 2, and a method for checking an inner layer wiring circuit defect will also be described.
First, a metal foil-clad laminate in which a metal foil such as copper foil is laminated on both sides of an insulating base material (a material through which the wiring circuit on the back side can penetrate) is prepared. By forming 30 individual inner layer wiring boards 2a composed of three rows and a confirmation pattern 3 displayed corresponding to each column in the vicinity of the individual inner layer wiring board 2a, FIG. The inner layer printed wiring board 1a is obtained. The confirmation pattern 3 is formed on the surface of the individual inner layer wiring board 2a, formed on the surface side confirmation pad 3a indicating the presence or absence of an inner layer wiring circuit defect on the surface side, and on the back surface of the individual inner layer wiring board 2a. The back side confirmation pad 3b which shows the presence or absence of the inner-layer wiring circuit defect in this can be confirmed from the surface side through the insulating base material. Thereby, both confirmation pads 3a and 3b can be easily confirmed from one side (here, the front side). Next, an appearance inspection of the inner layer printed wiring board 1a of FIG. 1A is performed to check whether there is an inner layer wiring circuit defect in the individual inner layer wiring board 2a, and at the position where the detected defective individual inner layer wiring board 2a is located. The corresponding front side confirmation pad 3a or back side confirmation pad 3b is deleted with a sharp object, for example, a cutter (see FIG. 1B). The number displayed on the upper part of the confirmation pattern 3 indicates the number of each row of the individual inner wiring board 2a. For example, in the first column of FIG. Since 1 and 2 of 3a are deleted, it is said that a defect has occurred in the surface side wiring circuit of the first row and the second row in the first column of the individual inner layer wiring board 2a group formed on the inner layer printed wiring board 1a. You can confirm that. Next, the inner layer printed wiring board 1a in FIG. 1C in which the metal foil surface is roughened by applying a roughening process such as a blackening process to the inner layer printed wiring board 1a in FIG. obtain. As a result, the color of the front side confirmation pad 3a becomes darker and the back side confirmation pad 3b does not change color (because the back side confirmation pad 3b is transmitted through the insulating base material of the pad 3b). It is possible to confirm more clearly on which side the defect has occurred, and prevent misidentification of the front and back surfaces when conducting a retrospective investigation of the cause of the defect. Next, as shown in FIG. 2 (d), metal foils are laminated on the front and back through an interlayer insulating layer (a material through which the inner layer wiring circuit can pass), and a plurality of individual wiring boards 2 are formed by a general subtractive method. The wiring circuit is formed and the metal foil present on the confirmation pattern 3 is removed. Through the above-described steps, the multilayer printed wiring board shown in FIG. 2E is obtained in which the defective portion of the individual inner wiring board 2a can be easily confirmed visually from the outer layer.
[0012]
In the description of the present invention, the description has been given using the four-layer printed wiring board for one sheet provided with 30 individual wiring boards. However, the configuration is not limited to this, and the insulating base material for the inner printed wiring board is used. In this case, a material that can be transmitted through the wiring circuit on the back surface is used. However, a material that does not transmit light may be used. In this case, the present invention works effectively if one side is confirmed.
[0013]
【The invention's effect】
By configuring the multilayer printed wiring board according to the present invention, even when the continuity checker cannot be used for the continuity inspection of the inner layer wiring circuit, it is possible to easily check for defective products. Can be avoided and the product yield can be improved.
[Brief description of the drawings]
FIG. 1 is a schematic plan view showing production steps (a) to (c) of a multilayer printed wiring board of the present invention.
FIG. 2 is a schematic plan view showing manufacturing steps (d) to (e) of the multilayer printed wiring board of the present invention.
[Explanation of symbols]
1: Multilayer printed wiring board 1a: Inner layer printed wiring board 2: Individual wiring board 2a: Individual inner layer wiring board 3: Confirmation pattern 3a: Front side confirmation pad 3b: Back side confirmation pad

Claims (1)

内層配線回路不良の有無を個別配線板毎に特定することができ、且つ外層から目視確認できる確認パターンを有すると共に、全ての絶縁層が裏面側の配線回路を透過することができる材料から構成されている複数の個別配線板を備えた多層プリント配線板であって、当該確認パターンが個別配線板に対応した複数の個別パッドを配置したものからなり、且つ鋭利なものでの削除による個別パッドの有無により当該内層配線回路不良の有無を確認するようになっていると共に、当該個別パッドが一つの個別配線板に対して表面側における内層配線回路不良の有無を示す黒化処理された表面側確認パッドと、裏面側における内層配線回路不良の有無を示す裏面側確認パッドとからなることを特徴とする多層プリント配線板。 It is possible to specify the presence or absence of inner layer wiring circuit failure for each individual wiring board, and has a confirmation pattern that can be visually confirmed from the outer layer, and all insulating layers are made of a material that can penetrate the wiring circuit on the back side. A multi-layer printed wiring board having a plurality of individual wiring boards, wherein the confirmation pattern includes a plurality of individual pads corresponding to the individual wiring boards, and each of the individual pads is deleted by a sharp one. The presence / absence of the inner layer wiring circuit failure is confirmed by the presence / absence, and the individual pad is blackened to indicate the presence / absence of the inner layer wiring circuit failure on the surface side of one individual wiring board. A multilayer printed wiring board comprising a pad and a back-side confirmation pad indicating the presence or absence of an inner-layer wiring circuit defect on the back side .
JP2002120541A 2002-04-23 2002-04-23 Multilayer printed wiring board Expired - Fee Related JP3996432B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002120541A JP3996432B2 (en) 2002-04-23 2002-04-23 Multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002120541A JP3996432B2 (en) 2002-04-23 2002-04-23 Multilayer printed wiring board

Publications (2)

Publication Number Publication Date
JP2003318553A JP2003318553A (en) 2003-11-07
JP3996432B2 true JP3996432B2 (en) 2007-10-24

Family

ID=29536737

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002120541A Expired - Fee Related JP3996432B2 (en) 2002-04-23 2002-04-23 Multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP3996432B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4871044B2 (en) * 2006-07-10 2012-02-08 日本シイエムケイ株式会社 A multilayer printed wiring board provided with a plurality of individual wiring boards, and a method for identifying defects in the individual wiring boards.

Also Published As

Publication number Publication date
JP2003318553A (en) 2003-11-07

Similar Documents

Publication Publication Date Title
US8536457B2 (en) Multilayer wiring board and method for manufacturing the same
WO2009141928A1 (en) Printed wiring board and method for manufacturing the same
TWI529023B (en) A laser processing method, and a manufacturing method of a multilayer flexible printed wiring board using the laser processing method
TWI538584B (en) Embedded high density interconnection printed circuit board and method for manufactruing same
JP2008078343A (en) Printed wiring board and its manufacturing method
KR20160127226A (en) PCB substrate having supporting pattern and method of fabricating the same
JP2008153441A (en) Wiring substrate, and manufacturing method thereof
US10903577B2 (en) Printed wiring board
JP3996432B2 (en) Multilayer printed wiring board
JP3155565B2 (en) Manufacturing method of printed wiring board
JP2010123772A (en) Position recognition mark of printed wiring board, and method of manufacturing the printed wiring board
JP2001160686A (en) Multilayer printed wiring board and its manufacturing method
KR100674305B1 (en) Printed circuit board and manufacturing method thereof
JP3575783B2 (en) Printed wiring board and method of manufacturing the same
JP4407607B2 (en) Inspection method for double-sided printed wiring boards
JP2011103374A (en) Laser processing apparatus
KR20140148111A (en) Rigid flexible printed circuit board and method for manufacturing thereof
JP5200575B2 (en) Circuit board, circuit board inspection method, and circuit board manufacturing method
JP4871044B2 (en) A multilayer printed wiring board provided with a plurality of individual wiring boards, and a method for identifying defects in the individual wiring boards.
JPH02271653A (en) Manufacture of substrate for mounting semiconductor
KR101073066B1 (en) Printed circuit board with single-layer using bump structure and Manufacturing method of the same
JP2570174B2 (en) Multilayer printed wiring board
JPH10163631A (en) Multi-layer printed circuit board and its manufacturing method
TW202339570A (en) Multilayer substrate, multilayer substrate production method, and electronic device
JPH06275955A (en) Manufacture of ceramic multilayer wiring substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050310

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070111

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070130

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070322

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070731

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070802

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100810

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100810

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees