JP3964140B2 - サンプリングデバイス及びインピーダンス形成方法及びアナログ/ディジタル変換器 - Google Patents
サンプリングデバイス及びインピーダンス形成方法及びアナログ/ディジタル変換器 Download PDFInfo
- Publication number
- JP3964140B2 JP3964140B2 JP2001025398A JP2001025398A JP3964140B2 JP 3964140 B2 JP3964140 B2 JP 3964140B2 JP 2001025398 A JP2001025398 A JP 2001025398A JP 2001025398 A JP2001025398 A JP 2001025398A JP 3964140 B2 JP3964140 B2 JP 3964140B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- voltage
- control
- input signal
- sample
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000005070 sampling Methods 0.000 title claims description 93
- 238000000034 method Methods 0.000 title claims description 13
- 230000004044 response Effects 0.000 claims description 33
- 239000000523 sample Substances 0.000 description 60
- 239000003990 capacitor Substances 0.000 description 10
- 238000010586 diagram Methods 0.000 description 5
- 230000014509 gene expression Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000003786 synthesis reaction Methods 0.000 description 3
- 230000002194 synthesizing effect Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/06—Modifications for ensuring a fully conducting state
- H03K17/063—Modifications for ensuring a fully conducting state in field-effect transistor switches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
Landscapes
- Electronic Switches (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/497612 | 2000-02-03 | ||
| US09/497,612 US6310565B1 (en) | 2000-02-03 | 2000-02-03 | Sampling switch having an independent “on” impedance |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001243788A JP2001243788A (ja) | 2001-09-07 |
| JP2001243788A5 JP2001243788A5 (enExample) | 2004-09-16 |
| JP3964140B2 true JP3964140B2 (ja) | 2007-08-22 |
Family
ID=23977574
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001025398A Expired - Fee Related JP3964140B2 (ja) | 2000-02-03 | 2001-02-01 | サンプリングデバイス及びインピーダンス形成方法及びアナログ/ディジタル変換器 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6310565B1 (enExample) |
| EP (1) | EP1122741B1 (enExample) |
| JP (1) | JP3964140B2 (enExample) |
| KR (1) | KR100664456B1 (enExample) |
| DE (1) | DE60000267T2 (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6829003B2 (en) * | 2000-06-02 | 2004-12-07 | Pentax Corporation | Sampling pulse generator of electronic endoscope |
| EP1168619A1 (en) * | 2000-06-19 | 2002-01-02 | STMicroelectronics S.r.l. | Boosted switch device for a sampler of an analogue/digital converter, and operating method thereof |
| US6525574B1 (en) * | 2001-09-06 | 2003-02-25 | Texas Instruments Incorporated | Gate bootstrapped CMOS sample-and-hold circuit |
| EP1494357B1 (en) | 2003-07-03 | 2006-09-13 | STMicroelectronics S.r.l. | Boosted sampling circuit and relative method of driving |
| US7148831B2 (en) * | 2003-10-27 | 2006-12-12 | Micron Technology, Inc. | Variable quantization ADC for image sensors |
| FR2871630B1 (fr) * | 2004-06-11 | 2007-02-09 | Commissariat Energie Atomique | Procede de commande d'un interrupteur analogique |
| US7453291B2 (en) * | 2004-09-09 | 2008-11-18 | The Regents Of The University Of California | Switch linearized track and hold circuit for switch linearization |
| TWI334692B (en) * | 2007-02-06 | 2010-12-11 | Realtek Semiconductor Corp | Dynamic voltage-generating apparatus and method thereof |
| US20090039924A1 (en) * | 2007-08-09 | 2009-02-12 | Alfio Zanchi | Systems and methods for reducing distortion in semiconductor based sampling systems |
| US7863943B2 (en) * | 2007-09-28 | 2011-01-04 | Maxim Integrated Products, Inc. | Sampling device and circuit having a single voltage supply |
| US7928794B2 (en) | 2008-07-21 | 2011-04-19 | Analog Devices, Inc. | Method and apparatus for a dynamically self-bootstrapped switch |
| US20100109750A1 (en) * | 2008-10-30 | 2010-05-06 | Jens Barrenscheen | Boost Mechanism Using Driver Current Adjustment for Switching Phase Improvement |
| US8502594B2 (en) * | 2008-12-31 | 2013-08-06 | Linear Technology Corporation | Bootstrap transistor circuit |
| US9378844B2 (en) * | 2013-07-31 | 2016-06-28 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device including transistor whose gate is electrically connected to capacitor |
| JP6497089B2 (ja) * | 2015-01-29 | 2019-04-10 | 株式会社ソシオネクスト | スイッチ回路、ad変換回路および集積回路 |
| US12276992B2 (en) * | 2023-04-28 | 2025-04-15 | Texas Instruments Incorporated | Auxiliary supply circuit |
| CN116811657A (zh) * | 2023-05-12 | 2023-09-29 | 宁德时代新能源科技股份有限公司 | 电池控制方法、装置、电池管理系统和存储介质 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5084634A (en) | 1990-10-24 | 1992-01-28 | Burr-Brown Corporation | Dynamic input sampling switch for CDACS |
| US5170075A (en) | 1991-06-11 | 1992-12-08 | Texas Instruments Incorporated | Sample and hold circuitry and methods |
| US5172019A (en) | 1992-01-17 | 1992-12-15 | Burr-Brown Corporation | Bootstrapped FET sampling switch |
| US5500612A (en) | 1994-05-20 | 1996-03-19 | David Sarnoff Research Center, Inc. | Constant impedance sampling switch for an analog to digital converter |
| US5909131A (en) | 1996-07-31 | 1999-06-01 | Analog Devices, Inc. | Low-distortion technique to bandlimit a switched-capacitor sampling circuit |
| US5936562A (en) | 1997-06-06 | 1999-08-10 | Analog Devices, Inc. | High-speed sigma-delta ADCs |
| US5945872A (en) | 1997-11-06 | 1999-08-31 | Analog Devices, Inc. | Two-phase boosted CMOS switch drive technique and circuit |
| FR2793970B1 (fr) * | 1999-05-20 | 2001-08-31 | St Microelectronics Sa | Procede de commande d'un commutateur d'un dispositif de capacite commutee, et dispositif de capacite commutee correspondant |
-
2000
- 2000-02-03 US US09/497,612 patent/US6310565B1/en not_active Expired - Lifetime
- 2000-08-14 DE DE60000267T patent/DE60000267T2/de not_active Expired - Lifetime
- 2000-08-14 EP EP00306916A patent/EP1122741B1/en not_active Expired - Lifetime
-
2001
- 2001-02-01 JP JP2001025398A patent/JP3964140B2/ja not_active Expired - Fee Related
- 2001-02-03 KR KR1020010005232A patent/KR100664456B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE60000267T2 (de) | 2003-03-27 |
| EP1122741B1 (en) | 2002-07-17 |
| JP2001243788A (ja) | 2001-09-07 |
| US6310565B1 (en) | 2001-10-30 |
| DE60000267D1 (de) | 2002-08-22 |
| KR100664456B1 (ko) | 2007-01-04 |
| KR20010078319A (ko) | 2001-08-20 |
| EP1122741A1 (en) | 2001-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3964140B2 (ja) | サンプリングデバイス及びインピーダンス形成方法及びアナログ/ディジタル変換器 | |
| JP3887483B2 (ja) | Mosサンプル・アンド・ホールド回路 | |
| US7116161B2 (en) | Differential amplifier circuit and drive circuit of liquid crystal display unit using the same | |
| US6693574B2 (en) | D/A converter and delta-sigma D/A converter | |
| CN1830037B (zh) | 跟踪与保持电路 | |
| US20180083608A1 (en) | Voltage comparator, voltage comparison method of the same, and reset method of the same | |
| KR101903527B1 (ko) | 데이터 구동부, 이의 구동 방법 및 데이터 구동부를 포함하는 표시 장치 | |
| JP2001243788A5 (enExample) | ||
| EP1548944A3 (en) | Receiving device | |
| TW200501036A (en) | Display device | |
| EP1821313A1 (en) | Track and hold circuit | |
| JP2000134097A (ja) | トラックホールド回路及びトラックホールド回路用バッファ回路 | |
| AU2502200A (en) | Linear sampling switch | |
| KR100919372B1 (ko) | 샘플 앤드 홀드 회로를 포함하는 전자 회로 및아날로그/디지털 컨버터 | |
| JPWO2015098057A1 (ja) | 積分器、デルタシグマ変調器および通信装置 | |
| JPH11103254A (ja) | アナログデジタル変換回路装置及びその変換方法 | |
| US7042384B2 (en) | Differential amplifier device, 2-stage amplifier device, and analog/digital converter device | |
| EP1367718A3 (en) | Voltage conversion circuit and semiconductor device | |
| US7414556B2 (en) | Analog-to-digital converter | |
| JP4530503B2 (ja) | インピーダンス変換回路 | |
| KR102349324B1 (ko) | 평균 전류 센싱 회로 및 그 제어방법 | |
| JP2003079138A (ja) | 定電流源システム | |
| US20060268476A1 (en) | Switch for handling terminal voltages exceeding control voltage | |
| JP2004177406A (ja) | 信号取込み装置、オシロスコープ及び信号取込み方法 | |
| JPS60136405A (ja) | ソ−スフオロワ回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060619 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060919 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060922 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061219 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070117 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070406 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070501 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070523 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 3964140 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100601 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110601 Year of fee payment: 4 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120601 Year of fee payment: 5 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120601 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130601 Year of fee payment: 6 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |