JP3946730B2 - Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method - Google Patents

Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method Download PDF

Info

Publication number
JP3946730B2
JP3946730B2 JP2005081035A JP2005081035A JP3946730B2 JP 3946730 B2 JP3946730 B2 JP 3946730B2 JP 2005081035 A JP2005081035 A JP 2005081035A JP 2005081035 A JP2005081035 A JP 2005081035A JP 3946730 B2 JP3946730 B2 JP 3946730B2
Authority
JP
Japan
Prior art keywords
bonding
wire
point
bonding point
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2005081035A
Other languages
Japanese (ja)
Other versions
JP2005340777A (en
Inventor
洋生 藤澤
剛 竹本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kaijo Corp
Original Assignee
Kaijo Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kaijo Corp filed Critical Kaijo Corp
Priority to JP2005081035A priority Critical patent/JP3946730B2/en
Publication of JP2005340777A publication Critical patent/JP2005340777A/en
Application granted granted Critical
Publication of JP3946730B2 publication Critical patent/JP3946730B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136Covering only the central area of the surface to be connected, i.e. central arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/48147Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked with an intermediate bond, e.g. continuous wire daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

本発明は、第1ボンディング点と第2ボンディング点との間を接続するボンディングワイヤのループ形状及びそのループ形状を備えた半導体装置並びにこのループ形状を形成するためのワイヤボンディング方法に関するものである。   The present invention relates to a bonding wire loop shape connecting a first bonding point and a second bonding point, a semiconductor device having the loop shape, and a wire bonding method for forming the loop shape.

従来の半導体チップにおけるボンディングワイヤ(以下、「ワイヤ」と略称)のループ形状を図11(a)(b)に示す。図11(a)は半導体チップ1のパッド2(第1ボンディング点)とリードフレーム3のリード4(第2ボンディング点)との間を接続するワイヤ5のループ形状を台形状とした場合の例、図11(b)はワイヤ5のループ形状を三角形状とした場合の例である(特許文献1、2参照)。   FIGS. 11A and 11B show loop shapes of bonding wires (hereinafter abbreviated as “wires”) in a conventional semiconductor chip. FIG. 11A shows an example in which the loop shape of the wire 5 connecting the pad 2 (first bonding point) of the semiconductor chip 1 and the lead 4 (second bonding point) of the lead frame 3 is trapezoidal. FIG. 11B shows an example in which the loop shape of the wire 5 is triangular (see Patent Documents 1 and 2).

図11(a)の台形状ループは、図12(a)〜(k)に示すワイヤボンディング方法によって実現される。すなわち、まず図12(a)(b)に示すように、ボールボンディング用キャピラリ(以下、「キャピラリ」と略称)6を下降してワイヤ5の先端に形成されているボール7を第1ボンディング点たるパッド2にボンディングする。   The trapezoidal loop of FIG. 11A is realized by the wire bonding method shown in FIGS. That is, first, as shown in FIGS. 12A and 12B, a ball bonding capillary (hereinafter abbreviated as “capillary”) 6 is lowered to form a ball 7 formed at the tip of the wire 5 at a first bonding point. Bond to the pad 2.

次に、図12(c)に示すように、キャピラリ6をA点まで上昇させ、ワイヤ5を所定長さ繰り出した後、図12(d)に示すように、第2ボンディング点たるリード4とは反対方向のB点まで水平移動させる。これにより、ワイヤ5はB点まで傾斜した形状となる。なお、一般に、上記のようにキャピラリ6を第2ボンディング点とは反対方向に向けて移動させることをリバース動作という。   Next, as shown in FIG. 12 (c), the capillary 6 is raised to the point A and the wire 5 is fed out by a predetermined length. Then, as shown in FIG. 12 (d), the lead 4 as the second bonding point Move horizontally to point B in the opposite direction. Thereby, the wire 5 becomes a shape inclined to the B point. In general, moving the capillary 6 in the direction opposite to the second bonding point as described above is called a reverse operation.

次に、図12(e)に示すように、キャピラリ6をC点まで上昇させ、ワイヤ5を所定長さ繰り出す。これにより、ワイヤ5のB点部分には所定角度からなる第1の癖5aが付く。この第1の癖5aまでの部分が図11(a)中のネック部高さHとなる。   Next, as shown in FIG. 12E, the capillary 6 is raised to the point C, and the wire 5 is fed out by a predetermined length. As a result, the first brim 5a having a predetermined angle is attached to the B point portion of the wire 5. The portion up to the first flange 5a is the neck portion height H in FIG.

続いて、図12(f)に示すように、キャピラリ6をD点までリバース動作させる。これにより、ワイヤ5は第1の癖5aからD点まで更に傾斜した形状となる。   Subsequently, as shown in FIG. 12F, the capillary 6 is reversely operated to the point D. Thereby, the wire 5 becomes a shape further inclined from the first flange 5a to the point D.

次に、図12(g)中に実線で示すように、キャピラリ6をE点まで上昇させ、ワイヤ5を所定長さ繰り出す。これにより、ワイヤ5のD点部分には所定角度からなる第2の癖5bが付く。この第2の癖5bから第1の癖5aまでの部分が図11(a)中の水平部Lとなる。また、第2の癖5bからE点までの部分が図11(a)中の傾斜部Sとなる。   Next, as shown by a solid line in FIG. 12G, the capillary 6 is raised to point E, and the wire 5 is fed out for a predetermined length. As a result, the second flange 5b having a predetermined angle is attached to the D point portion of the wire 5. A portion from the second ridge 5b to the first ridge 5a is a horizontal portion L in FIG. Further, the portion from the second flange 5b to the point E becomes the inclined portion S in FIG.

そして、図12(g)中に点線で示すように、キャピラリ6を第2ボンディング点たるリード4に向けて下降していき、ワイヤ5をリード4にボンディングする。   Then, as indicated by a dotted line in FIG. 12G, the capillary 6 is lowered toward the lead 4 as the second bonding point, and the wire 5 is bonded to the lead 4.

上記のようにしてパッド2とリード4間のボンディングが終了したら、図12(h)に示すように、キャピラリ6をF点まで上昇させてワイヤ5を所定長さ繰り出した後、ワイヤクランパ8を作動させてワイヤ5をつかみ、このワイヤ5をつかんだ状態でキャピラリ6を更に上昇させる。これによって、図12(i)に示すように、ワイヤ5が引き千切られるようにして切断され、キャピラリ6の先端から所定長さのワイヤテール5cが臨まされた状態となる。   When the bonding between the pad 2 and the lead 4 is completed as described above, as shown in FIG. 12 (h), the capillary 6 is raised to the point F and the wire 5 is fed out for a predetermined length. The wire 5 is grasped by operating, and the capillary 6 is further raised in the state where the wire 5 is grasped. As a result, as shown in FIG. 12 (i), the wire 5 is cut so as to be shredded, and the wire tail 5 c having a predetermined length is exposed from the tip of the capillary 6.

次いで、図12(j)に示すように、ワイヤテール5cにスパークロッド9を近づけ、スパークロッド9とワイヤテール5cとの間で放電を行わせることにより、ワイヤテール5cの部分を溶融し、図12(k)に示すように、その表面張力によってワイヤ5の先端に球状のボール7を形成する。以上の処理によってボンディング動作の1サイクルが終了し、再び図12(a)に戻り、次の個所のボンディング動作を繰り返す。   Next, as shown in FIG. 12 (j), the spark rod 9 is brought close to the wire tail 5c, and discharge is performed between the spark rod 9 and the wire tail 5c, thereby melting the portion of the wire tail 5c. 12 (k), a spherical ball 7 is formed at the tip of the wire 5 by the surface tension. With the above processing, one cycle of the bonding operation is completed, the process returns to FIG. 12A again, and the bonding operation at the next location is repeated.

一方、図11(b)の三角形状ループは、図13(a)〜(j)に示すワイヤボンディング方法によって実現される。三角形状ループの場合も基本的な処理工程は前記台形状ループの場合と同じであるが、ループ形状が三角形であるので、台形状ループおける水平部Lの形成が不要である。従って、図13(e)の工程で第1の癖5aを形成したら、キャピラリ6をE点まで上昇させ、ワイヤ5を傾斜部S(図11(b)参照)に相当する分だけ繰り出す。そして、図13(f)に示すように、キャピラリ6を第2ボンディング点たるリード4に向けて下降していき、ワイヤ5をリード4にボンディングすればよい。以後のボール7を形成する工程(図13(g)〜(j))は台形状ループの場合と同じである。 On the other hand, the triangular loop of FIG. 11B is realized by the wire bonding method shown in FIGS. Basic processing steps in the case of triangular loop is the same as the case of the trapezoidal loop, since loop shape is a triangle, forming the horizontal portion L which definitive trapezoidal loop is not required. Accordingly, when the first ridge 5a is formed in the step of FIG. 13E, the capillary 6 is raised to the point E, and the wire 5 is fed out by an amount corresponding to the inclined portion S (see FIG. 11B). Then, as shown in FIG. 13F, the capillary 6 is lowered toward the lead 4 as the second bonding point, and the wire 5 is bonded to the lead 4. The subsequent steps for forming the ball 7 (FIGS. 13G to 13J) are the same as in the trapezoidal loop.

特開平10−256297号公報(図6)Japanese Patent Laid-Open No. 10-256297 (FIG. 6) 特開2000−277558号公報(図2)JP 2000-277558 A (FIG. 2)

従来、半導体装置のワイヤボンディングに際しては、上記した台形状ループや三角形状ループが多く採用されているが、半導体装置の小型化・薄型化を図るには、ワイヤ5のネック部高さHをできるだけ低くすることが望まれる。これを実現するには、例えば図14(a)に示すように、ワイヤ5を半導体チップ1のパッド2(第1ボンディング点)にボンディングした後、ワイヤ5をボール7の頂上から水平方向に折り曲げて引き出し、リード4(第2ボンディング点)にボンディングすればよい。   Conventionally, the above-mentioned trapezoidal loop and triangular loop are often used for wire bonding of a semiconductor device. However, in order to reduce the size and thickness of the semiconductor device, the height H of the neck portion of the wire 5 should be as small as possible. It is desirable to make it low. In order to realize this, for example, as shown in FIG. 14A, after the wire 5 is bonded to the pad 2 (first bonding point) of the semiconductor chip 1, the wire 5 is bent horizontally from the top of the ball 7. It is only necessary to bond it to the lead 4 (second bonding point).

しかしながら、前述したボール7を用いた従来のワイヤボンディング方法では、図14(a)のようなループ形状を形成することができなかった。すなわち、従来のワイヤボンディング方法の場合、放電によってワイヤ5の先端に球形のボール7を形成(図12(j)(k)、図13(i)(j)参照)する際、溶融したワイヤテール5cが再結晶して球形のボール7になるときに、ボール7の部分だけでなく、ボール7との境界付近のワイヤ部分も溶融して再結晶化する。   However, the conventional wire bonding method using the ball 7 described above cannot form a loop shape as shown in FIG. That is, in the case of the conventional wire bonding method, when the spherical ball 7 is formed at the tip of the wire 5 by discharge (see FIGS. 12 (j) (k), 13 (i) (j)), the molten wire tail When 5c recrystallizes into a spherical ball 7, not only the portion of the ball 7, but also the wire portion near the boundary with the ball 7 is melted and recrystallized.

このため、ボール7近辺のワイヤ部分は本来よりも幾分脆くなっており、図14(a)に示すようにワイヤ5をボール7の頂上付近から水平方向に折り曲げて引き出した場合、ボール7との境界付近でワイヤ5が破断するおそれがある。また、ワイヤ5が破断しない場合でも、ボール7との境界付近には水平方向への90°の折り曲げによる大きなひずみが発生するため、所期の電気的・機械的特性を得られないおそれもある。従って、従来のワイヤボンディング方法の場合、再結晶化した部分でワイヤを折り曲げることを避けるため、ある程度のネック部高さHを採らざるを得なかった。   For this reason, the wire portion in the vicinity of the ball 7 is somewhat more fragile than the original, and when the wire 5 is bent horizontally from the top of the ball 7 and pulled out as shown in FIG. There is a possibility that the wire 5 may break near the boundary. Further, even when the wire 5 does not break, a large strain is generated in the vicinity of the boundary with the ball 7 due to the 90 ° bending in the horizontal direction, so that the expected electrical and mechanical characteristics may not be obtained. . Therefore, in the case of the conventional wire bonding method, in order to avoid bending the wire at the recrystallized portion, a certain height H of the neck portion has to be adopted.

また、放電によってボール7を形成するにはそれなりの時間を要するため、ボンディングの1サイクル時間もその分長くなり、ボンディング速度の高速化の妨げにもなっていた。さらにまた、放電によるボールの形成にはバラツキがあり、ボンディング特性の不安定要因の1つにもなっていた。   In addition, since a certain amount of time is required to form the ball 7 by discharging, the bonding cycle time is also increased correspondingly, which hinders an increase in bonding speed. Furthermore, the formation of balls by electric discharge has variations, which has been one of the causes of unstable bonding characteristics.

上述したようなボール7による問題をなくすには、例えば図14(b)に示すように、ワイヤ5の先端にボールを形成することなしにワイヤ5を直接パッド2にボンディングすればよい。しかしながら、パッド2の高さは極めて低く、実際には半導体チップ1の上面とほぼ面一の状態であるため、引き出されたワイヤ5と半導体チップ1との間に間隙(ネック部高さ)を採ることができず、引き出されたワイヤ5が半導体チップ1に接触してしまうという新たな問題を生じる。   In order to eliminate the problem caused by the ball 7 as described above, for example, as shown in FIG. 14B, the wire 5 may be directly bonded to the pad 2 without forming a ball at the tip of the wire 5. However, since the height of the pad 2 is extremely low and is actually substantially flush with the upper surface of the semiconductor chip 1, there is a gap (neck portion height) between the drawn wire 5 and the semiconductor chip 1. It cannot be taken, and a new problem arises that the drawn wire 5 comes into contact with the semiconductor chip 1.

本発明は、上記諸問題を解決したもので、ネック部高さを可能な限り低くすることができ、半導体装置の小型化・薄型化を図ることができると共に、ボンディングサイクルの短縮によるボンディング速度の高速化と安定なボンディング特性を実現可能としたワイヤのループ形状とそのループ形状を備えた半導体装置、並びにそのループ形状を形成するためのワイヤボンディング方法を提供することを課題とするものである。   The present invention solves the above-mentioned problems, can reduce the height of the neck as much as possible, can reduce the size and thickness of the semiconductor device, and can reduce the bonding speed by shortening the bonding cycle. It is an object of the present invention to provide a wire loop shape capable of realizing high speed and stable bonding characteristics, a semiconductor device having the loop shape, and a wire bonding method for forming the loop shape.

請求項1記載の発明は、ボールボンディング用キャピラリを用いて第1ボンディング点と第2ボンディング点との間を接続したボンディングワイヤのループ形状において、ワイヤ先端にボールに替えて略L字形をしたワイヤテールを形成されたボンディングワイヤが第1ボンディング点において1回または複数回折り返され、該折り返されたボンディングワイヤが上下方向に積み重ねられた状態で第1ボンディング点に接続されていることを特徴とするものである。 According to the first aspect of the present invention, in a loop shape of a bonding wire in which a first bonding point and a second bonding point are connected using a ball bonding capillary, a wire having a substantially L shape instead of a ball at the wire tip The bonding wire having a tail is folded once or a plurality of times at the first bonding point, and the folded bonding wire is connected to the first bonding point in a state of being vertically stacked. Is.

請求項2記載の発明は、請求項1記載のボンディングワイヤのループ形状において、前記上下方向に積み重ねられた状態で第1ボンディング点に接続されたボンディングワイヤはそのまま水平若しくはほぼ水平方向に引き出され、第2ボンディング点に向けて配線されていることを特徴とするものである。 The invention according to claim 2 is the loop shape of the bonding wire according to claim 1, wherein the bonding wire connected to the first bonding point in the state of being stacked in the vertical direction is pulled out in the horizontal or almost horizontal direction as it is, The wiring is directed toward the second bonding point.

請求項3記載の発明は、ボールボンディング用キャピラリを用いてリードフレーム上に搭載された半導体チップのパッドとリードフレームのリードとの間をボンディングワイヤで接続した半導体装置において、ワイヤ先端にボールに替えて略L字形をしたワイヤテールを形成されたボンディングワイヤが第1ボンディング点において1回または複数回折り返され、該折り返されたボンディングワイヤは上下方向に積み重ねられた状態で第1ボンディング点たるパッドに接続されていることを特徴とするものである。 According to a third aspect of the present invention, in a semiconductor device in which a pad of a semiconductor chip mounted on a lead frame and a lead of the lead frame are connected by a bonding wire using a ball bonding capillary , a ball is replaced at the tip of the wire. The bonding wire having a substantially L-shaped wire tail is folded once or a plurality of times at the first bonding point, and the folded bonding wire is stacked in the vertical direction on the pad as the first bonding point. It is characterized by being connected .

請求項4記載の発明は、請求項3記載の半導体装置において、前記上下方向に積み重ねられた状態で第1ボンディング点に接続されたボンディングワイヤはそのまま水平若しくはほぼ水平方向に引き出され、第2ボンディング点たるリードに向けて配線されていることを特徴とするものである。 According to a fourth aspect of the present invention, in the semiconductor device according to the third aspect, the bonding wire connected to the first bonding point in the state of being stacked in the vertical direction is pulled out in the horizontal or substantially horizontal direction as it is, and the second bonding is performed. The wiring is directed toward the dotted lead.

請求項5記載の発明は、請求項4記載の半導体装置において、複数対のパッドとリードを有し、これら複数対のパッドとリードが平面視で一直線上に並んで配置されており、各パッドから水平若しくはほぼ水平方向に引き出された各ワイヤが平面視で左右に振り分けて引き引き出され、他のワイヤを迂回しながら対応するリード位置まで配線されていることを特徴とするものである。   According to a fifth aspect of the present invention, in the semiconductor device according to the fourth aspect, the pad has a plurality of pairs of pads and leads, and the plurality of pairs of pads and leads are arranged in a straight line in plan view. Each wire drawn horizontally or substantially horizontally from the wire is drawn to the left and right in a plan view, and is routed to the corresponding lead position while bypassing the other wires.

請求項記載の発明は、ボールボンディング用キャピラリを用いて第1ボンディング点と第2ボンディング点との間をワイヤボンディングする方法において、ワイヤ先端に形成された略L字形のワイヤテールを第1ボンディング点にボンディングする第1ボンディング工程と、第1ボンディング点にボンディングされたボンディングワイヤを繰り出しながらループコントロールすることによって1回または複数回折り返し、この1回または複数回折り返されたボンディングワイヤを上下方向に積み重ねた状態で押し潰しまたはボンディングすることにより定位置に固定するワイヤ折りたたみ工程と、上下方向に積み重ねられたボンディングワイヤを繰り出しながらループコントロールすることによって第2のボンディング点に向けて水平若しくはほぼ水平に引き出し、第2ボンディング点にボンディングする第2ボンディング工程と、第2ボンディング点にボンディングされたボンディングワイヤを繰り出しながらループコントロールして引き上げることによりボンディングワイヤの先端部分に略L字形をしたワイヤテールを形成するワイヤテール形成工程とを備えたことを特徴とするワイヤボンディング方法である。 According to a sixth aspect of the present invention, in a method of wire bonding between a first bonding point and a second bonding point using a ball bonding capillary, a substantially L-shaped wire tail formed at a wire tip is first bonded. A first bonding step for bonding to a point, and loop control while feeding out the bonding wire bonded to the first bonding point, and then turning back once or a plurality of times. Wire folding process to fix in a fixed position by crushing or bonding in the stacked state, and loop control while feeding the bonding wires stacked in the vertical direction to the second bonding point. Is pulled out almost horizontally and bonded to the second bonding point, and the bonding wire bonded to the second bonding point is looped out while being pulled out to form a substantially L-shape at the tip of the bonding wire. And a wire tail forming step of forming a wire tail.

請求項記載の発明は、請求項記載のワイヤボンディング方法において、前記ワイヤテール形成工程は、キャピラリを第1ボンディング点と第2ボンディング点を結ぶ線を基準として三次元方向に自在に移動制御することにより、ワイヤ先端に形成される略L字形をしたワイヤテールの水平部の向きを自在にコントロールするものであることを特徴とするものである。 According to a seventh aspect of the present invention, in the wire bonding method according to the sixth aspect , in the wire tail forming step, the capillary is freely moved in a three-dimensional direction with reference to a line connecting the first bonding point and the second bonding point. By doing so, the direction of the horizontal portion of the substantially L-shaped wire tail formed at the tip of the wire is freely controlled.

請求項記載の発明は、請求項6または7記載のワイヤボンディング方法を用いてステッチボンディングすることを特徴とするワイヤボンディング方法である。 The invention described in claim 8 is a wire bonding method characterized by performing stitch bonding using the wire bonding method described in claim 6 or 7 .

請求項1及び3記載の発明によれば、ボールに替えて略L字形をしたワイヤテールをワイヤ先端に形成されたボンディングワイヤが第1ボンディング点において1回または複数回折り返され、該折り返されたボンディングワイヤが上下方向に積み重ねられた状態で第1ボンディング点に接続されているので、ワイヤ先端にスパークによるボールを形成することなしに第1ボンディング点と第2ボンディング点との間を接続することができ、ボールを形成するための処理工程が不要となり、その分だけボンデング動作の1サイクル時間を短縮することができ、ボンディング速度の高速化を図ることができる。 According to the first and third aspects of the present invention, the bonding wire in which a wire tail having a substantially L shape instead of the ball is formed at the tip of the wire is folded once or a plurality of times at the first bonding point, and then folded. since a bonding wire is connected to a first bonding point in a state of being stacked in the vertical direction, connecting between the first bonding point and a second bonding point without forming a ball by spark wire tip This eliminates the need for a processing step for forming a ball, shortens one cycle time of the bonding operation, and increases the bonding speed.

請求項2及び4記載の発明によれば、第1ボンディング点たるパッド上において1回または複数回折り返されて上下方向に積み重ねられたワイヤを水平若しくはほぼ水平方向に引き出しているので、ワイヤを折り返した分だけワイヤの引き出し位置を高くすることができ、ワイヤと第1ボンディング点(パッド)との間の隙間寸法を確保しながらネック部高さを可能な限り低くすることができる。このため、半導体装置の小型化・薄型化を図ることが可能となる。さらに、ネック部高さを可能な限り低くすることができるにもかかわらず、従来のようにワイヤが第1ボンディング点(パッド)において直角若しくはそれに近い角度まで曲げられるというようなことがないので、所期の電気的・機械的特性を維持しながら安定なボンディング特性を実現することができる。 According to the second and fourth aspects of the present invention, the wire which is folded once or a plurality of times and stacked in the vertical direction on the pad which is the first bonding point is drawn out in the horizontal or substantially horizontal direction. Accordingly, the drawing position of the wire can be raised, and the height of the neck portion can be made as low as possible while ensuring the gap dimension between the wire and the first bonding point (pad). For this reason, it is possible to reduce the size and thickness of the semiconductor device. Furthermore, despite the fact that the neck height can be made as low as possible, there is no case where the wire is bent to a right angle or an angle close thereto at the first bonding point (pad) as in the prior art. Stable bonding characteristics can be realized while maintaining the expected electrical and mechanical characteristics.

請求項5記載の発明によれば、各パッドから水平若しくはほぼ水平方向に引き出された各ワイヤが平面視で左右に振り分けて引き出され、他のワイヤを迂回しながら対応するリード位置まで配線されているので、複数対のパッドとリードが一直線上に並んで配置された半導体装置においても、複数本のワイヤをお互いに接触することなく確実に配線することができる。 According to the fifth aspect of the present invention, the wiring from the pads each wire pulled out in a horizontal or substantially horizontal direction is issued can pull are distributed to the left and right in a plan view, to a read position corresponding with bypassing the other wire Therefore, even in a semiconductor device in which a plurality of pairs of pads and leads are arranged in a straight line, a plurality of wires can be reliably wired without contacting each other.

請求項記載の発明によれば、第1ボンディング点にボンディングされたワイヤを1回または複数回折り返し、この1回または複数回折り返されたワイヤを上下方向に積み重ねた状態で押し潰しまたはボンディングして定位置に固定した後、第2のボンディング点に向けて水平若しくはほぼ水平に引き出し、第2ボンディング点にボンディングするようにしているので、ワイヤと半導体チップ表面との間隙を確保しながら第1ボンディング点におけるネック部高さを可能な限り低くすることができる。このため、半導体装置の小型化・薄型化に資することができる。 According to the sixth aspect of the present invention, the wire bonded to the first bonding point is folded once or a plurality of times, and the one or a plurality of folded wires are crushed or bonded in a stacked state in the vertical direction. Then, it is pulled out horizontally or almost horizontally toward the second bonding point and bonded to the second bonding point, so that the first gap is secured while ensuring a gap between the wire and the semiconductor chip surface. The neck height at the bonding point can be made as low as possible. For this reason, it can contribute to size reduction and thickness reduction of a semiconductor device.

また、従来のボンディング方法のようにワイヤ先端にボールを必要としないので、ボールを形成するため処理工程が不要であり、その分ボンデング動作の1サイクル時間を短縮することができ、ボンディング速度の高速化を図ることができる。さらに、折り返し回数を変えることによって第1ボンディング点たるパッドにおけるワイヤの上下方向の積み重ね高さ(ネック部高さ)を変えることができので、リードフレーム上に搭載される半導体チップの大きさや厚さ、パッドの位置とリードとの距離等に応じてワイヤのネック部高さを自在に変えることができ、その半導体装置にとって最適なネック部高さでボンディングすることができる。 Moreover, does not require a ball to the wire tip as in conventional bonding method, the process steps for forming a ball is unnecessary, it is possible to shorten the cycle time correspondingly bonderizing I ing operation, bonding The speed can be increased. Further, by changing the number of turns, the vertical stacking height (neck height) of the wire at the pad as the first bonding point can be changed, so that the size and thickness of the semiconductor chip mounted on the lead frame can be changed. The height of the neck portion of the wire can be freely changed according to the distance between the pad position and the lead, etc., and bonding can be performed with the optimum neck portion height for the semiconductor device.

請求項記載の発明によれば、ワイヤ先端に形成される略L字形をしたワイヤテールの水平部の向きを自在に設定できるので、パッドやリードの電極パターンと配線方向に応じてワイヤテールの水平部の向きを自在に変えることができ、安定かつ確実なボンディングを実現することができる。 According to the seventh aspect of the present invention, since the orientation of the horizontal portion of the substantially L-shaped wire tail formed at the wire tip can be freely set, the wire tail of the wire tail according to the electrode pattern of the pad or lead and the wiring direction can be set. The orientation of the horizontal part can be freely changed, and stable and reliable bonding can be realized.

請求項記載の発明によれば、ステッチボンディングタイプの半導体装置においても上記した本発明の効果を実現することができる。 According to the eighth aspect of the present invention, the effect of the present invention described above can be realized even in a stitch bonding type semiconductor device.

以下、本発明の実施の形態について、図面を参照して説明する。
図1(a)は、本発明のループ形状を採用して構成した半導体装置の一実施の形態を示す略示側面図である。なお、従来例(図11)と同一若しくは相当部分には同一の符号を付して示した。
Embodiments of the present invention will be described below with reference to the drawings.
FIG. 1A is a schematic side view showing an embodiment of a semiconductor device constructed by adopting the loop shape of the present invention. In addition, the same code | symbol was attached | subjected and shown to the part which is the same as that of a prior art example (FIG. 11), or an equivalent part.

この実施の形態の場合、ワイヤ5は、上下に重ね合わせるように2回折りたたんだ状態で第1ボンディング点たるパッド2上にボンディングされており、ワイヤ5の先端には従来のようなボールは存在しない。そして、この上下に重ね合わせるようにしてボンディングされたワイヤ5をそのまま第2のボンディング点たるリード4に向けて水平若しくは水平に近い向きに引き出し、第2のボンディング点たるリード4にボンディングしたものである。   In the case of this embodiment, the wire 5 is bonded to the pad 2 as the first bonding point in a state of being folded twice so as to be superposed on each other, and a conventional ball is present at the tip of the wire 5. do not do. Then, the wire 5 bonded so as to be superposed on the top and bottom is pulled out in the horizontal or near horizontal direction toward the lead 4 as the second bonding point, and bonded to the lead 4 as the second bonding point. is there.

上記のようなループ形状とした場合、ワイヤ5は第1のボンディング点たるパッド2上において上下に重ね合わせるように折りたたまれているので、この折りたたまれた高さの分だけ水平方向への引き出し高さ、すなわちネック部高さHをとることができる。このため、ボンディングされたワイヤ5をそのまま水平若しくはほぼ水平に引き出しても、ワイヤ5と半導体チップ1の上面との間に十分な間隙を形成することができ、ワイヤ5が半導体チップ1の上面と接触するようなことがなくなり、半導体装置を小型化・薄型化することができる。   In the case of the loop shape as described above, the wire 5 is folded so as to be superposed vertically on the pad 2 as the first bonding point, so that the drawing height in the horizontal direction is equal to the folded height. That is, the neck portion height H can be taken. For this reason, even if the bonded wire 5 is pulled out horizontally or substantially horizontally, a sufficient gap can be formed between the wire 5 and the upper surface of the semiconductor chip 1, and the wire 5 is connected to the upper surface of the semiconductor chip 1. The contact is eliminated, and the semiconductor device can be reduced in size and thickness.

また、ワイヤ5はその先端部分を寝かせた状態でパッド2上にボンディングされており、従来のようにワイヤ先端にボンディングのためのボールを形成する不要がない。このため、ワイヤ先端にボールを形成する処理工程が不要となり、その分ボンディング動作の1サイクル時間を短縮することができ、ボンディング速度の高速化を図ることができる。また、ボール形成のためにワイヤテールを放電によって溶融する必要もなくなり、ボールとの境界付近のワイヤ部分が再結晶化して脆くなったりするようなこともなくなる。さらにまた、バラツキの発生しやすいボールを用いていないので、ボンディング特性の安定化を図ることができる。   Further, the wire 5 is bonded onto the pad 2 with its tip portion laid down, and there is no need to form a ball for bonding at the wire tip as in the prior art. This eliminates the need for a processing step for forming a ball at the tip of the wire, thereby shortening one cycle time of the bonding operation and increasing the bonding speed. Further, it is not necessary to melt the wire tail by electric discharge for forming the ball, and the wire portion near the boundary with the ball is not recrystallized and becomes brittle. Furthermore, since balls that tend to vary are not used, the bonding characteristics can be stabilized.

なお、上記図1(a)の例では、ワイヤ5を2回折り返した場合の例を示したが、ワイヤ5の折り返し回数は2回限定されるものではない。折り返し回数を4回とした場合の例を図1(b)に示す。このようにワイヤの折り返し回数を変えることにより、ワイヤ5の積み重ね高さを変えることができ、引き出されるワイヤ5のネック部高さHを自在に調節することができる。 In the example of FIG. 1 (a), an example was given in which folded wire 5 twice, folded number of wires 5 is not limited to two. FIG. 1B shows an example where the number of times of folding is four. Thus, by changing the number of times the wire is folded, the stacking height of the wires 5 can be changed, and the neck portion height H of the wire 5 to be pulled out can be freely adjusted.

図1(a)(b)の例の場合、第2ボンディング点たるリード4がパッド2の右側に位置しているため、ワイヤ5の折り返し回数を偶数回(例えば、2、4、6回等)とすれば、折り返された後のワイヤ5は、図1(a)(b)に示すように、そのまま第2ボンディング点たるリード4の方向に向かって引き出される恰好となるが、折り返し回数を奇数回(例えば、1、3、5回等)とした場合には、折り返された後のワイヤ5は第2ボンディング点たるリード4とは反対方向に向かって引き出される恰好となる。   In the case of the example of FIGS. 1A and 1B, since the lead 4 as the second bonding point is located on the right side of the pad 2, the number of turns of the wire 5 is an even number of times (for example, 2, 4, 6, etc.). ), The wire 5 after being folded is preferably pulled out in the direction of the lead 4 as the second bonding point as shown in FIGS. 1 (a) and 1 (b). In the case of an odd number of times (for example, 1, 3, 5, etc.), the wire 5 after being folded is preferably drawn out in the direction opposite to the lead 4 as the second bonding point.

一方、図1(a)(b)において、第2ボンディング点たるリード4がパッド2の左側に位置するような場合には、ワイヤ5の折り返し回数は奇数回(例えば、1、3、5回等)となる。ワイヤ5の折り返し回数を奇数回とすれば、折り返されたワイヤ5は、図1(a)(b)の左方向に向かってそのまま引き出すことができ、図の左側にあるリードに対してスムーズな配線を行うことができる。このように、ワイヤの折り返し回数は、ボンディング対象とする半導体装置のリードとパッドの位置関係及びワイヤの配線方向によって変わるものである。   On the other hand, in FIG. 1A and FIG. 1B, when the lead 4 as the second bonding point is located on the left side of the pad 2, the number of turns of the wire 5 is an odd number (for example, 1, 3, 5). Etc.) If the number of turns of the wire 5 is set to an odd number, the folded wire 5 can be pulled out as it is in the left direction of FIGS. 1 (a) and 1 (b), and is smooth with respect to the lead on the left side of the figure. Wiring can be performed. As described above, the number of times the wire is folded varies depending on the positional relationship between the lead and pad of the semiconductor device to be bonded and the wiring direction of the wire.

奇数回折り返すようにした半導体装置の例としては、例えば、図5(a)に示すように、樹脂13によってモールドされた半導体チップ1上に位置して対となるパッド2とリード4をチップの左右位置に1組ずつ配置し、この対となるパッド2とリード4をそれぞれワイヤ5でボンディングしたLOC(Lead On Chip:リードオンチップ)や、図5(b)に示すように、半導体チップ1の上面に複数個のパッド2を一直線上に一列に並べ設け、これらパッド2に対応するリード4を半導体チップ1の左右に振り分けて交互に配置し、対となるパッド2とリード4の間を左右交互にワイヤ5でボンディングするようにした半導体装置等を挙げることができる。 As an example of a semiconductor device that is folded back oddly, for example, as shown in FIG. 5A, a pair of pads 2 and leads 4 that are located on a semiconductor chip 1 molded by a resin 13 are connected to the chip. LOC (Lead On Chip) in which one pair is arranged at the left and right positions, and the paired pads 2 and leads 4 are bonded by wires 5, respectively, as shown in FIG. A plurality of pads 2 are arranged in a line on the upper surface of the semiconductor chip, and the leads 4 corresponding to the pads 2 are alternately arranged on the left and right sides of the semiconductor chip 1 so that the pads 2 and the leads 4 between the pairs are arranged. The semiconductor device etc. which were made to bond by the wire 5 by right and left alternately can be mentioned.

上記した本発明のループ形状は、図2に示すようなワイヤボンディング方法によって実現することができる。
図2のワイヤボンディング方法は、ワイヤ先端の略L字形をしたワイヤテール5eを第1ボンディング点たるパッド2にボンディングする第1ボンディング工程(図2(a)(b))と、第1ボンディング点にボンディングされたワイヤ5を繰り出しながらループコントロールすることによって複数回折り返し、この複数回折り返されたワイヤ5を上下方向に積み重ねた状態で押し潰すかまたはボンディングすることにより定位置に固定するワイヤ折りたたみ工程(図2(c)〜(g))と、上下方向に積み重ねられたワイヤ5を繰り出しながらループコントロールすることによって第2のボンディング点に向けて水平若しくはほぼ水平に引き出し、第2ボンディング点たるリード4にボンディングする第2ボンディング工程(図2(h)〜(k))と、第2ボンディング点にボンディングされたワイヤ5を繰り出しながらループコントロールすることによってワイヤ5の先端部分に略L字形をしたワイヤテール5eを形成するワイヤテール形成工程(図2(l)〜(n))とからなる。
The loop shape of the present invention described above can be realized by a wire bonding method as shown in FIG.
The wire bonding method shown in FIG. 2 includes a first bonding step (FIGS. 2A and 2B) for bonding a wire tail 5e having a substantially L shape at the tip of the wire to a pad 2 as a first bonding point, and a first bonding point. A wire folding step of looping a plurality of wires 5 that are bonded to each other by loop-controlling them, and crushing the wires 5 that have been folded back and stacked in a vertical direction or fixing them in a fixed position by bonding. (FIGS. 2 (c) to (g)), and by controlling the loop of the wires 5 stacked in the vertical direction while drawing them out, they are pulled out horizontally or almost horizontally toward the second bonding point, and lead as the second bonding point. 2nd bonding process (FIG.2 (h)-) which bonds to 4 k)) and a wire tail forming step of forming a wire tail 5e having a substantially L shape at the tip of the wire 5 by controlling the loop while feeding the wire 5 bonded to the second bonding point (FIG. 2 (l)) To (n)).

以下、図2のワイヤボンディング方法について詳述する。
1.第1ボンディング工程(図2(a)(b))
(a)に示すように、キャピラリ6をパッド2に向けて下降していき、ワイヤ5の先端に形成されている略L字形をしたワイヤテール5eを第1ボンディング点たるパッド2にボンディングする(図2(b))。
Hereinafter, the wire bonding method of FIG. 2 will be described in detail.
1. First bonding process (FIGS. 2A and 2B)
As shown in FIG. 2 (a), the bonding capillary 6 descends toward the pad 2, the wire tail 5e having a substantially L-shape formed at the distal end of the wire 5 to the first bonding point serving pad 2 (FIG. 2B).

なお、略L字形をしたワイヤテール5eは、1つ前の個所のボンディング時に後述する図2(l)〜(n)のワイヤテール形成工程によって形成される。装置稼働の初回ボンディング時にはこのワイヤテール5eは存在しないが、ボンディング開始に先だってダミーボンディングを行い、予め形成しておけばよい。   The wire tail 5e having a substantially L shape is formed by a wire tail forming process shown in FIGS. 2 (l) to (n), which will be described later, at the time of bonding at the previous location. The wire tail 5e does not exist at the time of the initial bonding of the apparatus, but dummy bonding may be performed in advance prior to the start of bonding.

2.ワイヤ折りたたみ工程(図2(c)〜(g))
次に、図2(c)に示すように、キャピラリ6をA点まで上昇させ、ワイヤ5を所定長さ繰り出した後、図2(d)に示すように、B点までリバースさせる。さらに、図2(e)に示すように、キャピラリ6をC点まで上昇した後、図2(f)に示すように、パッド2にボンディングされているワイヤ5に向けて下降していく。これにより、ワイヤ5は2回折り返された状態となる。そして、図2(g)に示すように、この2回折り返されて上下に重ねられたワイヤ5を上から押し潰すか或いはボンディングすることによって上下に積み重ねられたワイヤ5を定位置に固定し、型くずれを防止する。
2. Wire folding process (FIGS. 2 (c) to (g))
Next, as shown in FIG. 2 (c), the capillary 6 is raised to the point A, the wire 5 is fed out for a predetermined length, and then reverse to the point B as shown in FIG. 2 (d). Further, as shown in FIG. 2 (e), after the capillary 6 is raised to the point C, it is lowered toward the wire 5 bonded to the pad 2 as shown in FIG. 2 (f). As a result, the wire 5 is folded twice. Then, as shown in FIG. 2 (g), the wires 5 folded up and down and folded up and down are crushed from above or bonded to fix the wires 5 stacked up and down in place, Prevent mold loss.

なお、図2はワイヤ5を2回折り返して図1(a)のループ形状を作る場合を示したが、上記折り返し動作を2回繰り返せば図1(b)のループ形状となる。また、奇数回折り返す場合は、ワイヤ5が図2(d)の折り返し状態となったら図2(f)の折り返しを省略して図2(g)の動作へ移行すればよい。   FIG. 2 shows a case where the wire 5 is folded twice to form the loop shape of FIG. 1A, but if the above folding operation is repeated twice, the loop shape of FIG. 1B is obtained. In the case of the odd-numbered diffraction, when the wire 5 is in the folded state of FIG. 2 (d), the folding of FIG. 2 (f) may be omitted and the operation of FIG.

3.第2ボンディング工程(図2(h)〜(k))
次に、図2(h)に示すように、キャピラリ6をD点まで上昇させ、ワイヤ5を所定長さ繰り出した後、図2(i)に示すように、E点までリバースさせる。これにより、ワイヤ5はE点まで傾斜した形状となる。このE点まで繰り出された部分が図1(a)中の水平部Lとなる。
3. Second bonding step (FIGS. 2 (h) to (k))
Next, as shown in FIG. 2 (h), the capillary 6 is raised to the point D, the wire 5 is fed out for a predetermined length, and then reverse to the point E as shown in FIG. 2 (i). Thereby, the wire 5 becomes a shape inclined to the point E. The portion extended to the point E becomes a horizontal portion L in FIG.

次に、図2(j)に示すように、キャピラリ6をF点まで上昇させ、ワイヤ5を所定長さ繰り出す。これにより、ワイヤ5のE点部分には所定角度からなる癖5bが付く。この癖5bからF点までの部分が図1(a)中の傾斜部Sとなる。   Next, as shown in FIG. 2 (j), the capillary 6 is raised to point F, and the wire 5 is fed out by a predetermined length. As a result, the E point portion of the wire 5 has a flange 5b having a predetermined angle. A portion from the flange 5b to the point F is an inclined portion S in FIG.

次に、図2(k)に示すように、キャピラリ6を第2ボンディング点たるリード4に向けて下降していき、ワイヤ5を第2ボンディング点たるリード4にボンディングする。   Next, as shown in FIG. 2 (k), the capillary 6 is lowered toward the lead 4 as the second bonding point, and the wire 5 is bonded to the lead 4 as the second bonding point.

4.ワイヤテール形成工程(図2(l)〜(n))
上記のようにしてパッド2とリード4間のボンディングが終了したら、図2(l)に示すように、キャピラリ6をG点まで上昇させ、ワイヤ5を所定長さ繰り出す。このG点まで繰り出されたワイヤ部分が後述するL字形をしたワイヤテール5eの水平部5fとなる。
4). Wire tail formation process (FIGS. 2 (l) to (n))
When the bonding between the pad 2 and the lead 4 is completed as described above, the capillary 6 is raised to the point G as shown in FIG. The wire portion extended to the point G becomes a horizontal portion 5f of an L-shaped wire tail 5e described later.

次いで、図2(m)に示すように、G点まで上昇させたキャピラリ6を斜め下方に向かって移動し、G点まで繰り出したワイヤ5を再びリード4の表面に沿わせるようにする。   Next, as shown in FIG. 2 (m), the capillary 6 raised to the point G is moved obliquely downward, so that the wire 5 fed to the point G is made to follow the surface of the lead 4 again.

なお、図2(m)におけるキャピラリ6の斜め下方への移動の際、図3(a)に示すように、キャピラリ6を次のボンディング個所のパッド2’の延出方向11’に沿って平行に移動しながら下降させるか、或いは図3(b)に示すように、次のボンディング個所のパッド2’とリード4’の間を結ぶボンディング方向線12’に沿って平行に移動しながら下降させることが望ましい。このような移動制御を行うことにより、ワイヤテール5eの水平部5fの向きをパッドやリードの電極パターンと配線方向に応じて自在に変えることができ、より確実で正確なボンディングを実現することができる。   In addition, when the capillary 6 moves obliquely downward in FIG. 2 (m), as shown in FIG. 3 (a), the capillary 6 is paralleled along the extending direction 11 ′ of the pad 2 ′ at the next bonding location. Or move downward in parallel along the bonding direction line 12 'connecting the pad 2' and the lead 4 'at the next bonding location, as shown in FIG. 3B. It is desirable. By performing such movement control, the orientation of the horizontal portion 5f of the wire tail 5e can be freely changed according to the electrode pattern of the pads and leads and the wiring direction, thereby realizing more reliable and accurate bonding. it can.

次に、図2(n)に示すように、ワイヤクランパ8を作動させてワイヤ5をつかみ、ワイヤ5をつかんだ状態でキャピラリ6を上昇させる。これによってワイヤ5が引き千切られるようにして切断され、図4に模式的に拡大して示すように、ワイヤ5の先端には次のボンディングのための略L字形をしたワイヤテール5eが形成される。そして、処理動作は再び図2(a)に戻り、次のボンディング個所のパッド2’とリード4’(図3参照)のボンディング動作に移る。   Next, as shown in FIG. 2 (n), the wire clamper 8 is actuated to grasp the wire 5, and the capillary 6 is raised while the wire 5 is grasped. As a result, the wire 5 is cut so as to be shredded, and a wire tail 5e having a substantially L-shape for the next bonding is formed at the tip of the wire 5 as schematically shown in FIG. The Then, the processing operation returns to FIG. 2A again, and moves to the bonding operation of the pad 2 'and the lead 4' (see FIG. 3) at the next bonding location.

前述したようにワイヤ5の先端に形成された略L字形をしたワイヤテール5eは、その水平部5fが次のボンディング点たるパッド2’の延出方向11’と同じ向き、またはパッド2’とリード4’間を結ぶボンディング方向線12’と同じ向きに形成されるので、次のボンディング個所たるパッド2’とリード’4’間のボンディングをその個所のパッドやリードの電極パターンと配線方向に合わせてスムーズに行うことができる。   As described above, the wire tail 5e having a substantially L shape formed at the tip of the wire 5 has the horizontal portion 5f in the same direction as the extending direction 11 ′ of the pad 2 ′ as the next bonding point, or the pad 2 ′. Since it is formed in the same direction as the bonding direction line 12 ′ that connects the leads 4 ′, bonding between the pad 2 ′, which is the next bonding location, and the lead “4” is performed in the wiring direction of the pads and the electrode pattern of the leads. It can be done smoothly.

以上説明した図2のワイヤボンディング方法におけるキャピラリ6の全移動軌跡を、図1(a)中に点鎖線で示した。 The entire movement trajectory of the capillary 6 in the wire bonding method of FIG. 2 described above is shown by a two- dot chain line in FIG.

なお、上記実施の形態では、第1ボンディング点たるパッド2上でワイヤ5を複数回折り返して積み重ねる際、図6(a)に示すように、キャピラリ6を第1ボンディング点と第2ボンディング点を結ぶ線m−mを通る垂直な面内で2次元的に移動制御し、ワイヤ5を線m−mに沿って折りたたむようにしたが、ワイヤ5の折りたたみ方はこれに限られるものではなく、キャピラリ6を第1ボンディング点と第2ボンディング点を結ぶ線m−mを基準に上下、左右、前後方向の任意の方向に向かって直線移動、斜め移動或いは曲線移動させて折り返せばよい。このようにキャピラリを上下、左右、前後方向に三次元的に移動制御しながらループコントロールすることにより、例えば図6(b)に示すように平面視で三角形状等の任意の形状に折りたたむことができる。   In the above embodiment, when a plurality of wires 5 are folded back and stacked on the pad 2 as the first bonding point, as shown in FIG. 6A, the capillary 6 is connected to the first bonding point and the second bonding point. The movement is controlled two-dimensionally in a vertical plane passing through the connecting line mm and the wire 5 is folded along the line mm, but the method of folding the wire 5 is not limited to this, The capillary 6 may be folded back by linear movement, diagonal movement, or curved movement in any direction, up, down, left, and right, with respect to a line mm connecting the first bonding point and the second bonding point. In this way, by performing loop control while controlling the three-dimensional movement of the capillary in the up / down, left / right, and front / rear directions, for example, as shown in FIG. 6B, the capillary can be folded into an arbitrary shape such as a triangle. it can.

また、ワイヤテール5eの水平部5fの形成(図2(l)〜(n)参照)に際しても、前述した図3(a)(b)の2方向だけでなく、キャピラリ6を第1ボンディング点と第2ボンディング点を結ぶ線m−mを基準に上下、左右、前後方向の任意の方向に向かって直線移動、斜め移動或いは曲線移動させながらループコントロールすることにより、図7に示すように、ワイヤテール5eの水平部5fを任意の方向に向けることができる。   Further, when forming the horizontal portion 5f of the wire tail 5e (see FIGS. 2 (l) to 2 (n)), the capillary 6 is connected to the first bonding point in addition to the two directions in FIGS. 3 (a) and 3 (b). As shown in FIG. 7, by performing loop control while moving linearly, obliquely or curvedly in any direction of up, down, left and right, front and back with reference to a line mm connecting the second bonding point and the second bonding point, The horizontal portion 5f of the wire tail 5e can be directed in an arbitrary direction.

また、上記実施の形態では、水平部Lに続く傾斜部Sの形成に際し、ただ1つの癖5bを付けるようにしたが(図2(j)(k)参照)、複数個の癖、例えば図8に示すように2つの癖5b、5cを付ければ、傾斜部Sの部分に他の素子13等が配置されていても、これに当たらないように傾斜部Sの高さを維持しながら配線することができる。   In the above embodiment, when the inclined portion S following the horizontal portion L is formed, only one ridge 5b is attached (see FIGS. 2 (j) and 2 (k)). As shown in FIG. 8, if two flanges 5b and 5c are attached, even if another element 13 or the like is disposed in the portion of the inclined portion S, wiring is performed while maintaining the height of the inclined portion S so as not to hit this. can do.

また、例えば、図9(a)(b)に示すように、複数対のパッド21〜23とリード41〜43が一直線上に並んで配置されているような半導体装置の場合でも、キャピラリ6を第1ボンディング点と第2ボンディング点を結ぶ線m−mを基準に上下、左右、前後方向の任意の方向に向かって直線移動、斜め移動或いは曲線移動させながらループコントロールすることにより、各パッド21〜23と各リード41〜43の間を結ぶワイヤ5を左右に振り分けて引き出し、他のワイヤに接触することがないように迂回しながら対応するリード位置まで配線することができる。   For example, as shown in FIGS. 9A and 9B, even in the case of a semiconductor device in which a plurality of pairs of pads 21 to 23 and leads 41 to 43 are arranged in a straight line, the capillary 6 is Each pad 21 is controlled by performing loop control while moving linearly, obliquely or curvedly in any direction of up, down, left and right, and forward and backward with reference to a line mm connecting the first bonding point and the second bonding point. ˜23 and the wires 41 connecting the leads 41 to 43 can be distributed to the left and right and pulled out, and routed to the corresponding lead position while bypassing so as not to contact other wires.

さらに、上記実施の形態は、1個の半導体チップを搭載した半導体装置におけるワイヤボンディングを例に採って説明したが、これだけではなく、例えば図10(a)(b)に示すように、複数個(図示例では2個)の半導体チップ1を積み重ねるようにして搭載した半導体装置の各パッド2とリード4間を連続的にボンディングする、いわゆるステッチボンディングにも適用できるものである。   Furthermore, although the above embodiment has been described by taking wire bonding in a semiconductor device on which one semiconductor chip is mounted as an example, not only this but also, for example, as shown in FIGS. The present invention can also be applied to so-called stitch bonding in which the pads 2 and the leads 4 of the semiconductor device in which the semiconductor chips 1 (two in the illustrated example) are mounted to be stacked are continuously bonded.

このステッチボンディングを行う場合、図10(a)に示すように、すべてのパッド2においてワイヤ5を複数回折り返して積み重ねた状態でボンディングすることもできるし、図10(b)に示すように、任意のパッド2(図示例では上側のパッド)においてのみ複数回折り返して積み重ねた状態でボンディングすることもできる。   When performing this stitch bonding, as shown in FIG. 10 (a), it is possible to bond in a state where the wires 5 are folded back and stacked in all the pads 2, or as shown in FIG. 10 (b), Bonding can also be performed in a state where a plurality of layers are folded back and stacked only at an arbitrary pad 2 (upper pad in the illustrated example).

本発明に係る半導体装置の一実施の形態を示すもので、(a)はワイヤを2回折り返してボンディングした半導体装置の略示側面図、(b)はその略示平面図、(c)はワイヤを4回折り返した場合のパッド部分の模式拡大図である。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 shows an embodiment of a semiconductor device according to the present invention, wherein (a) is a schematic side view of a semiconductor device in which a wire is folded twice and bonded, (b) is a schematic plan view thereof, and (c) is a schematic plan view thereof. It is a model enlarged view of the pad part at the time of turning the wire four times. (a)〜(n)は図1(a)に示すループ形状を形成するためのワイヤボンディング方法の処理工程図である。(A)-(n) is a process-process figure of the wire bonding method for forming the loop shape shown to Fig.1 (a). ワイヤテール形成のためのキャピラリの移動制御の説明図であって、(a)は次のボンディング個所のパッドに沿って平行に移動させた場合の例、(b)は次のボンディング個所のパッドとリードとを結ぶボンディング方向線と平行に移動させた場合の例を示すものである。It is explanatory drawing of the movement control of the capillary for wire tail formation, Comprising: (a) is an example at the time of moving in parallel along the pad of the following bonding location, (b) is the pad of the next bonding location, An example in the case of being moved parallel to the bonding direction line connecting the leads is shown. ワイヤテールの形成動作の模式拡大説明図である。It is a model expansion explanatory drawing of wire tail formation operation. ワイヤの折り返し回数を奇数回に設定する場合の例を示すもので、(a)はLOC(リードオンチップ)の場合の例を示す略示断面図、(b)はチップ上面の中央にパッドを一列に並べ、その左右にリードを交互に配置した半導体装置の場合の例を示す略示平面図である。An example in which the number of times of wire folding is set to an odd number is shown. (A) is a schematic cross-sectional view showing an example in the case of LOC (lead-on-chip), and (b) is a pad in the center of the chip upper surface. It is a schematic plan view showing an example in the case of a semiconductor device in which leads are arranged in a line and alternately arranged on the left and right. (a)はワイヤを第1ボンディング点と第2ボンディング点を結ぶ線に沿って平行に折りたたんだ場合の例を示す図、(b)はワイヤを平面視で三角形状に折りたたんだ場合の例を示す図である。(A) is a figure which shows the example at the time of folding a wire in parallel along the line which ties a 1st bonding point and a 2nd bonding point, (b) is an example at the time of folding a wire in triangle shape by planar view FIG. ワイヤテールの水平部の引き出し方向の例を示す図である。It is a figure which shows the example of the drawing-out direction of the horizontal part of a wire tail. ワイヤの傾斜部に2個所の癖を形成した場合の例を示す図である。It is a figure which shows the example at the time of forming two ridges in the inclination part of a wire. パッドとリードが縦一列に複数個並んでいる場合のワイヤの引き回し形状の例を示すもので、(a)はワイヤを直線的に引き回した場合の略示平面図、(b)はワイヤを曲線的に引き回した場合の略示平面図である。An example of a wire routing shape when a plurality of pads and leads are arranged in a vertical row, (a) is a schematic plan view when the wire is linearly routed, and (b) is a curve of the wire FIG. 本発明のボンディング方法をステッチボンディングに適用した場合の例を示すもので、(a)は上下に重ねられた2つの半導体チップのそれぞれのパッドでワイヤを複数回折り返してボンディグした場合の例、(b)は上側の半導体チップのパッドでのみワイヤを複数回折り返してボンディグした場合の例を示すものである。An example in the case where the bonding method of the present invention is applied to stitch bonding is shown. (A) is an example in which a plurality of wires are folded back and bonded by pads of two semiconductor chips stacked one above the other. b) shows an example in which a plurality of wires are folded back and bonded only at the pads of the upper semiconductor chip. 従来の半導体装置のループ形状の例を示すもので、(a)はループ形状が台形状の場合の例、(b)はループ形状が三角形状の場合の例を示すものである。The example of the loop shape of the conventional semiconductor device is shown, (a) shows the example in case a loop shape is trapezoid shape, (b) shows the example in case a loop shape is a triangle shape. (a)〜(k)は図11(a)の台形状ループを形成するためのボンディング方法の処理工程図である。(A)-(k) is a process flowchart of the bonding method for forming the trapezoidal loop of Fig.11 (a). (a)〜(j)は図11(b)の三角形状のループを形成するためのボンディング方法の処理工程図である。(A)-(j) is a process flowchart of the bonding method for forming the triangular loop of FIG.11 (b). (a)はワイヤをボンディングされたボールの頂上から水平方向へ曲げて引き出した場合のループ形状の例を示す図、(b)はワイヤをパッド上に直接寝かせた状態でボンディングした場合のループ形状の例を示す図である。(A) is a figure which shows the example of a loop shape at the time of bending and pulling out the wire horizontally from the top of the bonded ball | bowl, (b) is a loop shape at the time of bonding in the state which laid the wire directly on the pad. It is a figure which shows the example of.

符号の説明Explanation of symbols

1、1’ 半導体チップ
2 パッド(第1ボンディング点)
2’ 次のボンディング個所のパッド
3 リードフレーム
4 リード(第2ボンディング点)
4’ 次のボンディング個所のリード
5 ボンディングワイヤ
5e ワイヤテール
5f ワイヤテールの水平部
6 ボールボンディング用キャピラリ
7 ボール
8 ワイヤクランパ
1, 1 'semiconductor chip 2 pad (first bonding point)
2 'Pad for next bonding point 3 Lead frame 4 Lead (second bonding point)
4 'Lead at next bonding location 5 Bonding wire 5e Wire tail 5f Horizontal portion of wire tail 6 Capillary for ball bonding 7 Ball 8 Wire clamper

Claims (8)

ボールボンディング用キャピラリを用いて第1ボンディング点と第2ボンディング点との間を接続したボンディングワイヤのループ形状において、
ワイヤ先端にボールに替えて略L字形をしたワイヤテールを形成されたボンディングワイヤが第1ボンディング点において1回または複数回折り返され、該折り返されたボンディングワイヤが上下方向に積み重ねられた状態で第1ボンディング点に接続されていることを特徴とするボンディングワイヤのループ形状。
In the loop shape of the bonding wire connecting the first bonding point and the second bonding point using a ball bonding capillary,
A bonding wire in which a wire tail having a substantially L shape instead of a ball is formed at the tip of the wire is folded once or a plurality of times at the first bonding point, and the folded bonding wires are stacked in the vertical direction. A bonding wire loop shape characterized by being connected to one bonding point .
請求項1記載のボンディングワイヤのループ形状において、
前記上下方向に積み重ねられた状態で第1ボンディング点に接続されたボンディングワイヤはそのまま水平若しくはほぼ水平方向に引き出され、第2ボンディング点に向けて配線されていることを特徴とするボンディングワイヤのループ形状。
In the loop shape of the bonding wire according to claim 1,
A bonding wire loop in which the bonding wires connected to the first bonding point in the state of being stacked in the vertical direction are pulled out in the horizontal or substantially horizontal direction as they are and are wired toward the second bonding point. shape.
ボールボンディング用キャピラリを用いてリードフレーム上に搭載された半導体チップのパッドとリードフレームのリードとの間をボンディングワイヤで接続した半導体装置において、
ワイヤ先端にボールに替えて略L字形をしたワイヤテールを形成されたボンディングワイヤが第1ボンディング点において1回または複数回折り返され、該折り返されたボンディングワイヤは上下方向に積み重ねられた状態で第1ボンディング点たるパッドに接続されていることを特徴とする半導体装置。
In a semiconductor device in which a pad of a semiconductor chip mounted on a lead frame and a lead of a lead frame are connected by a bonding wire using a ball bonding capillary,
A bonding wire in which a wire tail having a substantially L shape instead of a ball is formed at the tip of the wire is folded once or a plurality of times at the first bonding point, and the folded bonding wires are stacked in the vertical direction. A semiconductor device connected to a pad as one bonding point .
請求項3記載の半導体装置において、
前記上下方向に積み重ねられた状態で第1ボンディング点に接続されたボンディングワイヤはそのまま水平若しくはほぼ水平方向に引き出され、第2ボンディング点たるリードに向けて配線されていることを特徴とする半導体装置。
The semiconductor device according to claim 3.
The semiconductor device wherein the bonding wires connected to the first bonding point in the state of being stacked in the vertical direction are pulled out in the horizontal or substantially horizontal direction as they are and are wired toward the lead as the second bonding point. .
請求項4記載の半導体装置において、
複数対のパッドとリードを有し、これら複数対のパッドとリードが平面視で一直線上に並んで配置されており、各パッドから水平若しくはほぼ水平方向に引き出された各ボンディングワイヤが平面視で左右に振り分けて引き出され、他のボンディングワイヤを迂回しながら対応するリード位置まで配線されていることを特徴とする半導体装置。
The semiconductor device according to claim 4.
There are a plurality of pairs of pads and leads, and the plurality of pairs of pads and leads are arranged in a straight line in a plan view, and each bonding wire drawn from each pad in a horizontal or substantially horizontal direction is seen in a plan view. issued can pull by distributing the right and left, the semiconductor device characterized in that it is wired to the lead position corresponding with bypassing the other bonding wires.
ボールボンディング用キャピラリを用いて第1ボンディング点と第2ボンディング点との間をワイヤボンディングする方法において、
ワイヤ先端に形成された略L字形のワイヤテールを第1ボンディング点にボンディングする第1ボンディング工程と、
第1ボンディング点にボンディングされたボンディングワイヤを繰り出しながらループコントロールすることによって1回または複数回折り返し、この1回または複数回折り返されたボンディングワイヤを上下方向に積み重ねた状態で押し潰しまたはボンディングすることにより定位置に固定するワイヤ折りたたみ工程と、
上下方向に積み重ねられたボンディングワイヤを繰り出しながらループコントロールすることによって第2のボンディング点に向けて水平若しくはほぼ水平に引き出し、第2ボンディング点にボンディングする第2ボンディング工程と、
第2ボンディング点にボンディングされたボンディングワイヤを繰り出しながらループコントロールして引き上げることによりボンディングワイヤの先端部分に略L字形をしたワイヤテールを形成するワイヤテール形成工程と
を備えたことを特徴とするワイヤボンディング方法。
In a method of wire bonding between a first bonding point and a second bonding point using a ball bonding capillary,
A first bonding step of bonding a substantially L-shaped wire tail formed at the wire tip to a first bonding point;
Loop control is performed once or more times while looping the bonding wire bonded to the first bonding point, and the bonding wires that are returned once or more than once are crushed or bonded in a state where they are stacked vertically. Wire folding process to fix in place by,
A second bonding step in which the bonding wires stacked in the vertical direction are pulled out horizontally or substantially horizontally toward the second bonding point by performing loop control while being drawn out, and bonded to the second bonding point;
A wire tail forming step of forming a wire tail having a substantially L shape at the tip of the bonding wire by loop-controlling and pulling up the bonding wire bonded to the second bonding point. Bonding method.
請求項記載のワイヤボンディング方法において、
前記ワイヤテール形成工程は、キャピラリを第1ボンディング点と第2ボンディング点を結ぶ線を基準として三次元方向に自在に移動制御することにより、ワイヤ先端に形成される略L字形をしたワイヤテールの水平部の向きを自在にコントロールするものであることを特徴とするワイヤボンディング方法。
The wire bonding method according to claim 6 , wherein
In the wire tail forming step, the capillary is moved and controlled freely in a three-dimensional direction with reference to a line connecting the first bonding point and the second bonding point, so that a wire tail having a substantially L shape formed at the tip of the wire is formed. A wire bonding method characterized by freely controlling the orientation of a horizontal portion.
請求項6または7記載のワイヤボンディング方法を用いてステッチボンディングすることを特徴とするワイヤボンディング方法。 A wire bonding method, wherein stitch bonding is performed using the wire bonding method according to claim 6 .
JP2005081035A 2004-04-26 2005-03-22 Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method Active JP3946730B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005081035A JP3946730B2 (en) 2004-04-26 2005-03-22 Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004129269 2004-04-26
JP2005081035A JP3946730B2 (en) 2004-04-26 2005-03-22 Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method

Publications (2)

Publication Number Publication Date
JP2005340777A JP2005340777A (en) 2005-12-08
JP3946730B2 true JP3946730B2 (en) 2007-07-18

Family

ID=35493935

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005081035A Active JP3946730B2 (en) 2004-04-26 2005-03-22 Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method

Country Status (1)

Country Link
JP (1) JP3946730B2 (en)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007073937A (en) * 2005-08-12 2007-03-22 Kaijo Corp Loop shape of bonding wire, semiconductor device comprising the same and bonding method
JP2007194470A (en) * 2006-01-20 2007-08-02 Kaijo Corp Loop shape of bonding wire and semiconductor device having the loop shape, and bonding method
CH697970B1 (en) * 2006-03-30 2009-04-15 Oerlikon Assembly Equipment Ag A process for preparing a Wedge Wedge wire bridge.
JP5250756B2 (en) * 2006-09-29 2013-07-31 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー Semiconductor device manufacturing method and semiconductor device
KR101143836B1 (en) * 2006-10-27 2012-05-04 삼성테크윈 주식회사 Semiconductor package and method for forming wire loop of the semiconductor package
JP2009010064A (en) 2007-06-27 2009-01-15 Shinkawa Ltd Semiconductor device and wire bonding method
JP4397408B2 (en) * 2007-09-21 2010-01-13 株式会社新川 Semiconductor device and wire bonding method
JP4344002B1 (en) 2008-10-27 2009-10-14 株式会社新川 Wire bonding method
JP5062283B2 (en) * 2009-04-30 2012-10-31 日亜化学工業株式会社 Semiconductor device and manufacturing method thereof
JP5861587B2 (en) * 2012-07-20 2016-02-16 株式会社デンソー Manufacturing method of electronic device
TWI518814B (en) * 2013-04-15 2016-01-21 新川股份有限公司 Semiconductor device and manufacturing method thereof
JP2015173235A (en) * 2014-03-12 2015-10-01 株式会社東芝 Semiconductor device and manufacturing method of the same
JP2014140074A (en) * 2014-04-17 2014-07-31 Toshiba Corp Semiconductor device
TWI739379B (en) * 2019-04-24 2021-09-11 日商新川股份有限公司 Semiconductor device, semiconductor device manufacturing method, and wire bonding device

Also Published As

Publication number Publication date
JP2005340777A (en) 2005-12-08

Similar Documents

Publication Publication Date Title
JP3946730B2 (en) Bond wire loop shape, semiconductor device having the loop shape, and wire bonding method
US5060843A (en) Process of forming bump on electrode of semiconductor chip and apparatus used therefor
US6933608B2 (en) Wire loop, semiconductor device having same, wire bonding method and wire bonding apparatus
US20060151579A1 (en) Wire loop, semiconductor device having same and wire bonding method
US7584881B2 (en) Low loop height ball bonding method and apparatus
US7547626B2 (en) Semiconductor package and method of forming wire loop of semiconductor package
KR100536898B1 (en) Wire bonding method of semiconductor device
JP2008529278A (en) Method and apparatus for forming a low profile wire loop
US6112974A (en) Wire bonding method
US7021520B2 (en) Stacked chip connection using stand off stitch bonding
JP2010016054A (en) Semiconductor device and manufacturing method therefor
US20060255101A1 (en) Wire loop, semiconductor device having same and wire bonding method
JP4967524B2 (en) Semiconductor device and wire bonding method
JPH10189646A (en) Wire-bonding
JP3377748B2 (en) Wire bonding method
JP2007073937A (en) Loop shape of bonding wire, semiconductor device comprising the same and bonding method
JP2009071046A (en) Semiconductor device and manufacturing method thereof, and wire bonding method
JP3455126B2 (en) Wire bonding method
US8941249B2 (en) Low loop wire bonding
US20040115918A1 (en) Device package and method of manufacturing the same
US20100311234A1 (en) Method of manufacturing semiconductor device
JP3830485B2 (en) Wire loop shape, semiconductor device having the wire loop shape, and wire bonding method
JP5898049B2 (en) Semiconductor device and manufacturing method of semiconductor device
KR100598822B1 (en) Wire bonding method
KR102072527B1 (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050901

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061219

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070216

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070320

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070411

R150 Certificate of patent or registration of utility model

Ref document number: 3946730

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110420

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110420

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120420

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130420

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130420

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140420

Year of fee payment: 7