JP3773769B2 - 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法 - Google Patents

命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法 Download PDF

Info

Publication number
JP3773769B2
JP3773769B2 JP2000269771A JP2000269771A JP3773769B2 JP 3773769 B2 JP3773769 B2 JP 3773769B2 JP 2000269771 A JP2000269771 A JP 2000269771A JP 2000269771 A JP2000269771 A JP 2000269771A JP 3773769 B2 JP3773769 B2 JP 3773769B2
Authority
JP
Japan
Prior art keywords
instructions
instruction
issue
stage
issue group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000269771A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001092656A5 (enExample
JP2001092656A (ja
Inventor
ロニー・リー・アーノルド
ドナルド・チャールズ・ソルティス・ジュニア
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JP2001092656A publication Critical patent/JP2001092656A/ja
Publication of JP2001092656A5 publication Critical patent/JP2001092656A5/ja
Application granted granted Critical
Publication of JP3773769B2 publication Critical patent/JP3773769B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3854—Instruction completion, e.g. retiring, committing or graduating
    • G06F9/3856—Reordering of instructions, e.g. using queues or age tags
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3838—Dependency mechanisms, e.g. register scoreboarding
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
JP2000269771A 1999-09-07 2000-09-06 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法 Expired - Fee Related JP3773769B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/390199 1999-09-07
US09/390,199 US6618802B1 (en) 1999-09-07 1999-09-07 Superscalar processing system and method for selectively stalling instructions within an issue group

Publications (3)

Publication Number Publication Date
JP2001092656A JP2001092656A (ja) 2001-04-06
JP2001092656A5 JP2001092656A5 (enExample) 2005-07-07
JP3773769B2 true JP3773769B2 (ja) 2006-05-10

Family

ID=23541515

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000269771A Expired - Fee Related JP3773769B2 (ja) 1999-09-07 2000-09-06 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法

Country Status (2)

Country Link
US (1) US6618802B1 (enExample)
JP (1) JP3773769B2 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6885375B2 (en) * 2002-03-11 2005-04-26 Sun Microsystems, Inc. Stalling pipelines in large designs
US20040142620A1 (en) * 2002-09-10 2004-07-22 Fibermark, Inc. Nonwoven fiber webs with poly(phenylene sulfide) binder
CN101180607B (zh) * 2005-06-15 2011-08-03 松下电器产业株式会社 处理器
US7627735B2 (en) * 2005-10-21 2009-12-01 Intel Corporation Implementing vector memory operations
US20090210664A1 (en) * 2008-02-15 2009-08-20 Luick David A System and Method for Issue Schema for a Cascaded Pipeline
US7984270B2 (en) * 2008-02-19 2011-07-19 International Business Machines Corporation System and method for prioritizing arithmetic instructions
US20090210666A1 (en) * 2008-02-19 2009-08-20 Luick David A System and Method for Resolving Issue Conflicts of Load Instructions
US7877579B2 (en) * 2008-02-19 2011-01-25 International Business Machines Corporation System and method for prioritizing compare instructions
US20090210672A1 (en) * 2008-02-19 2009-08-20 Luick David A System and Method for Resolving Issue Conflicts of Load Instructions
US20090210669A1 (en) * 2008-02-19 2009-08-20 Luick David A System and Method for Prioritizing Floating-Point Instructions
US8108654B2 (en) * 2008-02-19 2012-01-31 International Business Machines Corporation System and method for a group priority issue schema for a cascaded pipeline
US8095779B2 (en) * 2008-02-19 2012-01-10 International Business Machines Corporation System and method for optimization within a group priority issue schema for a cascaded pipeline
US7882335B2 (en) * 2008-02-19 2011-02-01 International Business Machines Corporation System and method for the scheduling of load instructions within a group priority issue schema for a cascaded pipeline
US20090210677A1 (en) * 2008-02-19 2009-08-20 Luick David A System and Method for Optimization Within a Group Priority Issue Schema for a Cascaded Pipeline
US7865700B2 (en) * 2008-02-19 2011-01-04 International Business Machines Corporation System and method for prioritizing store instructions
US7996654B2 (en) * 2008-02-19 2011-08-09 International Business Machines Corporation System and method for optimization within a group priority issue schema for a cascaded pipeline
US7870368B2 (en) * 2008-02-19 2011-01-11 International Business Machines Corporation System and method for prioritizing branch instructions
JP5436033B2 (ja) * 2009-05-08 2014-03-05 パナソニック株式会社 プロセッサ

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2911278B2 (ja) * 1990-11-30 1999-06-23 松下電器産業株式会社 プロセッサ
US6138230A (en) * 1993-10-18 2000-10-24 Via-Cyrix, Inc. Processor with multiple execution pipelines using pipe stage state information to control independent movement of instructions between pipe stages of an execution pipeline
US5592679A (en) * 1994-11-14 1997-01-07 Sun Microsystems, Inc. Apparatus and method for distributed control in a processor architecture
US5958042A (en) * 1996-06-11 1999-09-28 Sun Microsystems, Inc. Grouping logic circuit in a pipelined superscalar processor
US6047368A (en) * 1997-03-31 2000-04-04 Sun Microsystems, Inc. Processor architecture including grouping circuit

Also Published As

Publication number Publication date
US6618802B1 (en) 2003-09-09
JP2001092656A (ja) 2001-04-06

Similar Documents

Publication Publication Date Title
JP3773769B2 (ja) 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法
JP3659877B2 (ja) ライトアフターライトデータハザードにより生じるエラーを効率的に防止するためのスーパースケーラ処理システム及び方法
US7281119B1 (en) Selective vertical and horizontal dependency resolution via split-bit propagation in a mixed-architecture system having superscalar and VLIW modes
US7313673B2 (en) Fine grained multi-thread dispatch block mechanism
US20070180334A1 (en) Multi-frequency debug network for a multiprocessor array
JPH04275628A (ja) 演算処理装置
CN111656337B (zh) 用于执行指令的系统和方法
JP3631146B2 (ja) データハザードを検出するシステム
JP3756410B2 (ja) 述語データを提供するシステム
US7047397B2 (en) Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU
JP3704046B2 (ja) データハザードを検出するために用いられるデータを融合するためのシステム及び方法
US20050125645A1 (en) Method and apparatus for prediction for fork and join instructions in speculative execution
US6711670B1 (en) System and method for detecting data hazards within an instruction group of a compiled computer program
JP2006085428A (ja) 並列処理システム、インタコネクションネットワーク、ノード及びネットワーク制御プログラム
US6651164B1 (en) System and method for detecting an erroneous data hazard between instructions of an instruction group and resulting from a compiler grouping error
JP3756411B2 (ja) データハザードを検出するシステム
US20140331025A1 (en) Reconfigurable processor and operation method thereof
EP0806723A2 (en) Method and apparatus for handling multiple precise events in a pipelined digital processor
JP2008537208A (ja) 条件付命令を実行しない時のソース・オペランドの停止待機
JP3158107B2 (ja) 浮動小数点状態および制御レジスタ（ｆｐｓｃｒ）命令を直接実行するための方法および装置
JPH09274567A (ja) プログラムの実行制御方法及びそのためのプロセッサ
JP2003536132A (ja) Ｖｌｉｗプロセッサでの部分的パイプライン式命令の同期
JP3743155B2 (ja) パイプライン制御型計算機
JPH04326127A (ja) 並列命令実行方式
JP2005267024A (ja) 並列処理装置、方法、およびプログラム

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041101

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041101

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060210

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060214

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060215

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090224

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100224

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees