JP3619881B2 - Multilayer chip thermistor - Google Patents

Multilayer chip thermistor Download PDF

Info

Publication number
JP3619881B2
JP3619881B2 JP2001282451A JP2001282451A JP3619881B2 JP 3619881 B2 JP3619881 B2 JP 3619881B2 JP 2001282451 A JP2001282451 A JP 2001282451A JP 2001282451 A JP2001282451 A JP 2001282451A JP 3619881 B2 JP3619881 B2 JP 3619881B2
Authority
JP
Japan
Prior art keywords
thermistor
raw material
chip
heat
resistant insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2001282451A
Other languages
Japanese (ja)
Other versions
JP2002141206A (en
Inventor
保隆 前田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Materials Corp
Original Assignee
Mitsubishi Materials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Materials Corp filed Critical Mitsubishi Materials Corp
Priority to JP2001282451A priority Critical patent/JP3619881B2/en
Publication of JP2002141206A publication Critical patent/JP2002141206A/en
Application granted granted Critical
Publication of JP3619881B2 publication Critical patent/JP3619881B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Thermistors And Varistors (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、電子機器、プリント回路基板などに実装される積層型チップサーミスタにかかり、特に素体内部に内部電極を有する積層型チップサーミスタに関する。
【0002】
【従来の技術】
従来、サーミスタ素体内部に内部電極を有する積層型チップサーミスタは、サーミスタ素体と内部電極とを一体積層して乾燥させ、これを切断してチップを作り、これを焼成、さらに焼成物の両端面に外部電極を形成した後、再度焼成することによって製造されていた。特開平6ー53009 特開平6ー61014
【0003】
【発明が解決しようとする課題】
しかし、この製造方法によると未焼成のサーミスタ素体を切断してチップを製造するため、焼成後の製品の抵抗値の変動が大きかった。また、未焼成の段階でチップとして切断するため、素体が柔らかく切断片の大きさおよび切断精度に限度があり、1.0mm×0.5mm以下の製品への対応が困難であった。
【0004】
さらに、製品の寿命を延ばす目的で、サーミスタ素体の抗折強度を補うためにガラスなどを被覆して、サーミスタ素体を補強しようとしても、チップが細かいためスパッタ法を取らざるをえず、その場合皮膜が薄く実用には適しないものであった。
【0005】
【課題を解決するための手段】
そこで、上記製造方法の問題点を解決すべく、種々検討した結果サーミスタ素体を未焼成の段階で切断してチップとするのではなく、サーミスタ素体を焼成後に切断しチップとすることによって上記問題点を解決できることを見出した。
【0006】
すなわち本発明の要旨とするところは、
請求項1では、サーミスタ素体(11)の内部に1ないし10層の内部電極(12)が前記サーミスタ素体(11)の対向する一対の側面に露出するように形成され、かつサーミスタ素体の両端面に外部電極(13)が形成され、サーミスタ素体の外部電極を形成していない表面に、前記一対の側面に露出した前記内部電極を覆うように耐熱性絶縁被膜(14)を形成したことを特徴とする積層型チップサーミスタであり。
請求項2では、複数のサーミスタ原料シートの積層により形成された原料シート層(15)と、該原料シート層の上面に形成された内部電極パターン(21)とを、1ないし10回積層し、その上面に原料シート層を積層して積層板(16)を作成する工程と、該積層板の上下両面に耐熱性絶縁被膜原料膜(17)を塗布した後にこれを焼成する工程と、焼成物を短冊状に切断してその切断後短冊状片の前記耐熱性絶縁被膜原料膜(17)を形成していない長尺方向に前記内部電極パターン(21)を露出させる工程と、切断した短冊状片(18)のサーミスタ素体面の長尺方向に、露出した前記内部電極パターンを覆うように耐熱性絶縁被膜原料膜を塗布した後、これを再度焼成する工程と、これを切断し、チップ(19)を作成する工程と、該チップの耐熱性絶縁被膜が形成されていないサーミスタ素体面に外部電極を形成する工程とにより製造されてなることを特徴とする積層型チップサーミスタである。
【0007】
本発明において、内部電極の層を10層に限定するのは、これを超えると間に挟まれるサーミスタ素体が薄くなり、その結果製品の耐久性が低下するからである。
【0008】
尚、本発明はNTCサーミスタに適用され、サーミスタ素体はMn,Co,Cu,Feなどの酸化物を基とするものである。
【0009】
内部電極としては銀,パラジウムを基としたものが主に用いられる。
【0010】
外部電極には銀を主体としたものが用いられ、外部電極の表面には、ハンダとの付着性あるいは耐環境性の向上のために金属メッキ(20)が施される。
【0011】
また、耐熱性絶縁被膜は、積層型チップサーミスタ自体の抗折強度を強化するとともに、測定環境下における高温、腐食性ガスなどによりサーミスタ素体を保護するために施すものであり、ガラスあるいは結晶化ガラスなどが最適に用いられる。
【0012】
【作用】
本発明では、サーミスタ素体を焼成した後に切断するという製造方法のために、焼成後にサーミスタ片の一部を採取し、その抵抗値を調べることができ、この抵抗値を基にサーミスタチップの切断長さを調整することができるので、信頼度の高い製品を得ることができる。
また、面積が大きく焼成の終了したサーミスタ素体が製造工程の中間段階で得られるので、これに印刷法でガラス原料膜を施すことが可能であり、これを焼成することによってサーミスタ素体の表面にガラスなどの被覆を形成できるので、製品の坑折強度を向上できるとともに、測定環境からサーミスタ素体を保護することができる。
【0013】
【実施例】
以下に、図1乃至図4を参照して本発明の実施例について説明する。
【0014】
において、15は原料シートである。原料シートはNTCサーミスタ原料シートを1ないし10層積層して圧着することによって作製される。
【0015】
この原料シート(15)の上面に内部電極パターン(21)を印刷法により形成し、乾燥する。乾燥後、内部電極パターンの上面にさらに原料シートを圧着させた後に、これを乾燥し、1100℃の温度で5時間焼成し、積層板(16)を作製する。
【0016】
この工程のうち、内部電極パターンの上面に原料シートを圧着した後に、この上面に内部電極パターンを形成し、さらに原料シートを置き、その上面に内部電極パターンを形成する。この工程を繰返すことにより複数層の内部電極を持った積層板ができる。
【0017】
この積層板の両面に印刷法により耐熱性絶縁皮膜原料としてガラス原料膜を形成し、850℃の温度で10分間焼成して、ウエハー状(55mm×38mm×0.45mm)の燒結体を得た。該燒結体を湿式切断機を用いて短冊状に切断した。切断後短冊状片の耐熱性絶縁皮膜を形成していない長尺方向の横断面に印刷法によりガラス膜を形成し850℃の温度で10分間焼成した。該焼成物を湿式切断機で切断してチップ(L1mm×W0.5mm×T0.45mm)を作製した。
【0018】
該チップのガラス層が形成されていない両端面に銀を主体とした電極材を付着させ再度焼成し、外部電極を形成させた。この外部電極の表面に電解メッキ法によりNiメッキを形成し、積層型チップサーミスタを作製した。本実施例においては内部電極は、1層のみとした。
【0019】
〈比較例〉
原料シートの上面に内部電極パターンを印刷法により形成し、乾燥する。乾燥後内部電極の上面にさらに原料シートを圧着させた後、これを乾燥し、ウエハー状物を作成、これを所定の長さに切断し、チップ状物を作成する。
これを1100℃の温度で5時間焼成した。サーミスタ素体面に銀とパラジウムを主体とした電極材を付着させ、乾燥後これを820℃の温度で5分間焼成し、外部電極を形成させ、積層型チップサーミスタを作製した。
【0020】
本比較例で作製した積層型チップサーミスタのサイズ及び内部電極の構造は実施例と同じである。
【0021】
〈実験〉
実施例と比較例により作製した積層型チップサーミスタを用いて以下の実験を行った。
[実験1]
実施例1と比較例1の方法で作製した積層型チップサーミスタをそれぞれ100個を任意に採取し、寸法の変動の差を調べた。結果は第1表のとおりである。
【0022】

Figure 0003619881
実施例1の方が、変動が小さい。
[実験2]
実施例1と比較例1の方法で作製した積層型チップサーミスタをそれぞれ100個任意に採取し、50℃における抵抗値の変動を調べた。
Figure 0003619881
実施例1の方が、変動が小さい。
【0023】
【発明の効果】
本発明によれば、小型で抵抗値の変動が少なく、抗折強度が高く、かつ環境適応性に優れた積層型チップサーミスタが得られる。
【図面の簡単な説明】
【図1】本発明の一実施例の断面図である。
【図2】本発明の一実施例の断面図である。
【図3】本発明の一実施例の断面図である。
【図4】本発明の積層型チップサーミスタの製造方法の一実施例の工程図である。
【符号の説明】
11 サーミスタ素体
12 内部電極
13 外部電極
14 耐熱性絶縁皮膜
15 原料シート層
16 積層板
17 耐熱性絶縁皮膜原料膜
18 短冊状片
19 チップ
20 金属メッキ
21 内部電極パターン[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an electronic device, relates to a multilayer chip thermistors are mounted on a printed circuit circuit board, especially relates to a multilayer chip thermistor having internal electrodes inside the element body.
[0002]
[Prior art]
Conventionally, a multilayer chip thermistor having an internal electrode inside a thermistor element body is formed by integrally laminating the thermistor element body and the internal electrode, drying it, cutting it into a chip, firing this, and firing both ends of the fired product An external electrode was formed on the surface and then fired again. JP-A-6-53009 JP-A-6-61014
[0003]
[Problems to be solved by the invention]
However, according to this manufacturing method, since the unfired thermistor body is cut to manufacture the chip, the resistance value of the product after baking has greatly fluctuated. Further, since the chip is cut as a chip in an unfired stage, the element body is soft, and there is a limit to the size and cutting accuracy of the cut piece, making it difficult to handle products of 1.0 mm × 0.5 mm or less.
[0004]
Furthermore, for the purpose of extending the life of the product, even if you try to reinforce the thermistor body by covering glass etc. to supplement the bending strength of the thermistor body, you have to use the sputtering method because the chip is fine, In that case, the film was thin and unsuitable for practical use.
[0005]
[Means for Solving the Problems]
Therefore, in order to solve the problems of the above manufacturing method, thermistor body is not cut into a chip by cutting the thermistor body in an unfired stage as a result of various studies. I found that the problem could be solved.
[0006]
That is, the gist of the present invention is that
In claim 1, the thermistor body (11) is formed so that one to ten layers of internal electrodes (12) are exposed on a pair of opposing side surfaces of the thermistor body (11), and the thermistor body. External electrodes (13) are formed on both end surfaces of the heat resistant insulating coating (14) on the surface of the thermistor body where the external electrodes are not formed so as to cover the internal electrodes exposed on the pair of side surfaces. A multilayer chip thermistor characterized by
In claim 2, the raw material sheet layer (15) formed by laminating a plurality of thermistor raw material sheets and the internal electrode pattern (21) formed on the upper surface of the raw material sheet layer are laminated 1 to 10 times, A step of laminating a raw material sheet layer on the upper surface thereof to form a laminated plate (16), a step of applying a heat-resistant insulating film raw material film (17) on both upper and lower surfaces of the laminated plate, and firing the resultant; Are cut into strips, and after the cutting, the step of exposing the internal electrode pattern (21) in the longitudinal direction in which the heat-resistant insulating coating material film (17) of the strip-shaped pieces is not formed, and the cut strips After applying the heat-resistant insulating coating material film so as to cover the exposed internal electrode pattern in the longitudinal direction of the thermistor body surface of the piece (18), this is fired again, and the chip ( 19) Creating process A multilayer chip thermistor characterized by comprising manufactured by forming an external electrode to the thermistor element body surface of the heat-resistant insulating film is not formed in the chip.
[0007]
In the present invention, the reason why the number of internal electrode layers is limited to 10 is that if it exceeds this, the thermistor element sandwiched between them becomes thin, and as a result, the durability of the product decreases.
[0008]
The present invention is applied to an NTC thermistor, and the thermistor body is based on an oxide such as Mn, Co, Cu, or Fe.
[0009]
As the internal electrode, those based on silver and palladium are mainly used.
[0010]
The external electrode is mainly composed of silver, and the surface of the external electrode is subjected to metal plating (20) in order to improve adhesion to solder or environmental resistance.
[0011]
In addition, the heat-resistant insulating coating is applied to enhance the bending strength of the multilayer chip thermistor itself and to protect the thermistor body by high temperatures and corrosive gases in the measurement environment. Glass and the like are optimally used.
[0012]
[Action]
In the present invention, because of the manufacturing method in which the thermistor body is cut after firing, a portion of the thermistor piece can be sampled after firing and the resistance value can be examined, and the thermistor chip is cut based on this resistance value. Since the length can be adjusted, a highly reliable product can be obtained.
In addition, since a thermistor body having a large area and having been fired is obtained in an intermediate stage of the manufacturing process, it is possible to apply a glass raw material film to this by a printing method. By firing this, the surface of the thermistor body In addition, since the coating such as glass can be formed, the fold strength of the product can be improved, and the thermistor body can be protected from the measurement environment.
[0013]
【Example】
Hereinafter, with reference to FIGS examples of the present invention will be described.
[0014]
In FIG. 4 , 15 is a raw material sheet. The raw material sheet is produced by laminating 1 to 10 layers of NTC thermistor raw material sheets and press-bonding them.
[0015]
An internal electrode pattern (21) is formed on the upper surface of the raw material sheet (15) by a printing method and dried. After drying, a raw material sheet is further pressure-bonded to the upper surface of the internal electrode pattern, and then dried and fired at a temperature of 1100 ° C. for 5 hours to produce a laminate (16).
[0016]
In this process, after the raw material sheet is pressure-bonded to the upper surface of the internal electrode pattern, the internal electrode pattern is formed on the upper surface, and further, the raw material sheet is placed, and the internal electrode pattern is formed on the upper surface. By repeating this process, a laminate having a plurality of layers of internal electrodes can be obtained.
[0017]
A glass raw material film was formed as a heat-resistant insulating film raw material on both surfaces of this laminate by a printing method, and baked at a temperature of 850 ° C. for 10 minutes to obtain a wafer-like (55 mm × 38 mm × 0.45 mm) sintered body. . The sintered body was cut into strips using a wet cutting machine. After cutting, a glass film was formed by a printing method on the cross section in the long direction where the heat-resistant insulating film of the strip-shaped piece was not formed, and baked at a temperature of 850 ° C. for 10 minutes. The fired product was cut with a wet cutting machine to produce a chip (L1 mm × W0.5 mm × T0.45 mm).
[0018]
An electrode material mainly composed of silver was attached to both end surfaces of the chip where the glass layer was not formed and fired again to form external electrodes. Ni plating was formed on the surface of the external electrode by electrolytic plating to produce a multilayer chip thermistor. In this embodiment, the internal electrode has only one layer.
[0019]
<Comparative example>
An internal electrode pattern is formed on the upper surface of the raw material sheet by a printing method and dried. After drying, a raw material sheet is further pressure-bonded to the upper surface of the internal electrode, and then dried to produce a wafer-like material, which is cut into a predetermined length to produce a chip-like material.
This was calcined at a temperature of 1100 ° C. for 5 hours. An electrode material mainly composed of silver and palladium was attached to the surface of the thermistor body, and after drying, this was fired at a temperature of 820 ° C. for 5 minutes to form an external electrode, whereby a multilayer chip thermistor was produced.
[0020]
The size of the multilayer chip thermistor produced in this comparative example and the structure of the internal electrodes are the same as those in the example.
[0021]
<Experiment>
The following experiment was performed using the multilayer chip thermistor produced by the Example and the comparative example.
[Experiment 1]
100 stacked chip thermistors produced by the methods of Example 1 and Comparative Example 1 were sampled arbitrarily, and the difference in dimensional variation was examined. The results are shown in Table 1.
[0022]
Figure 0003619881
The variation in Example 1 is smaller.
[Experiment 2]
100 stacked chip thermistors produced by the methods of Example 1 and Comparative Example 1 were sampled arbitrarily, and the variation in resistance value at 50 ° C. was examined.
Figure 0003619881
The variation in Example 1 is smaller.
[0023]
【The invention's effect】
According to the present invention, it is possible to obtain a multilayer chip thermistor that is small in size, has a small variation in resistance, has a high bending strength, and is excellent in environmental adaptability.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view of an embodiment of the present invention.
FIG. 2 is a cross-sectional view of an embodiment of the present invention.
FIG. 3 is a cross-sectional view of an embodiment of the present invention.
FIG. 4 is a process diagram of an embodiment of a method for manufacturing a multilayer chip thermistor according to the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 11 Thermistor body 12 Internal electrode 13 External electrode 14 Heat-resistant insulating film 15 Raw material sheet layer 16 Laminated plate 17 Heat-resistant insulating film raw material film 18 Strip-shaped piece 19 Chip 20 Metal plating 21 Internal electrode pattern

Claims (2)

サーミスタ素体(11)の内部に1ないし10層の内部電極(12)が前記サーミスタ素体(11)の対向する一対の側面に露出するように形成され、
かつサーミスタ素体の両端面に外部電極(13)が形成され、
サーミスタ素体の外部電極を形成していない表面に、前記一対の側面に露出した前記内部電極を覆うように耐熱性絶縁被膜(14)を形成したことを特徴とする積層型チップサーミスタ。
1 to 10 layers of internal electrodes (12) are formed in the thermistor body (11) so as to be exposed on a pair of opposing side surfaces of the thermistor body (11),
And external electrodes (13) are formed on both end faces of the thermistor body,
A multilayer chip thermistor , wherein a heat-resistant insulating film (14) is formed on a surface of the thermistor body on which no external electrodes are formed so as to cover the internal electrodes exposed on the pair of side surfaces .
複数のサーミスタ原料シートの積層により形成された原料シート層(15)と、該原料シート層の上面に形成された内部電極パターン(21)とを、1ないし10回積層し、その上面に原料シート層を積層して積層板(16)を作成する工程と、
該積層板の上下両面に耐熱性絶縁被膜原料膜(17)を塗布した後にこれを焼成する工程と、
焼成物を短冊状に切断してその切断後短冊状片の前記耐熱性絶縁被膜原料膜(17)を形成していない長尺方向に前記内部電極パターン(21)を露出させる工程と、
切断した短冊状片(18)のサーミスタ素体面の長尺方向に、露出した前記内部電極パターンを覆うように耐熱性絶縁被膜原料膜を塗布した後、これを再度焼成する工程と、
これを切断し、チップ(19)を作成する工程と、該チップの耐熱性絶縁被膜が形成されていないサーミスタ素体面に外部電極を形成する工程とにより製造されてなることを特徴とする積層型チップサーミスタ。
A raw material sheet layer (15) formed by laminating a plurality of thermistor raw material sheets and an internal electrode pattern (21) formed on the upper surface of the raw material sheet layer are laminated 1 to 10 times, and the raw material sheet is formed on the upper surface. Laminating layers to create a laminate (16);
A step of firing the heat-resistant insulating coating material film (17) on both the upper and lower surfaces of the laminate, and then firing it;
Cutting the fired product into strips, and exposing the internal electrode pattern (21) in a longitudinal direction where the heat-resistant insulating coating material film (17) of the strip-shaped pieces is not formed after the cutting;
Applying a heat-resistant insulating coating material film so as to cover the exposed internal electrode pattern in the longitudinal direction of the thermistor body surface of the cut strip-shaped piece (18), and then firing this again;
It is manufactured by a step of cutting this to form a chip (19) and a step of forming an external electrode on the thermistor body surface on which the heat-resistant insulating film of the chip is not formed. Chip thermistor.
JP2001282451A 2001-09-17 2001-09-17 Multilayer chip thermistor Expired - Lifetime JP3619881B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001282451A JP3619881B2 (en) 2001-09-17 2001-09-17 Multilayer chip thermistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001282451A JP3619881B2 (en) 2001-09-17 2001-09-17 Multilayer chip thermistor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP16200695A Division JP3580904B2 (en) 1995-06-28 1995-06-28 Manufacturing method of multilayer chip thermistor

Publications (2)

Publication Number Publication Date
JP2002141206A JP2002141206A (en) 2002-05-17
JP3619881B2 true JP3619881B2 (en) 2005-02-16

Family

ID=19106097

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001282451A Expired - Lifetime JP3619881B2 (en) 2001-09-17 2001-09-17 Multilayer chip thermistor

Country Status (1)

Country Link
JP (1) JP3619881B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2591205B2 (en) * 1989-12-28 1997-03-19 三菱マテリアル株式会社 Thermistor
JPH0536501A (en) * 1991-07-29 1993-02-12 Murata Mfg Co Ltd Laminated positive characteristic thermistor

Also Published As

Publication number Publication date
JP2002141206A (en) 2002-05-17

Similar Documents

Publication Publication Date Title
TWI436388B (en) Ceramic electronic component
CN105990025A (en) Electronic component and method for producing the same
WO2015005306A1 (en) Laminate ceramic capacitor
JP2591205B2 (en) Thermistor
JP2000124007A (en) Chip thermistor and method of producing the same
JP6107062B2 (en) Chip thermistor
JPH10312933A (en) Laminated ceramic electronic parts
JP3918095B2 (en) Multilayer ceramic electronic component and manufacturing method thereof
JP3619881B2 (en) Multilayer chip thermistor
JP6338011B2 (en) NTC thermistor for substrate embedding and manufacturing method thereof
JP3580904B2 (en) Manufacturing method of multilayer chip thermistor
JP2007096205A (en) Chip-type negative temperature coefficient (ntc) element
JPS6339958Y2 (en)
JP7276646B2 (en) ceramic electronic components
JP3601096B2 (en) Manufacturing method of multilayer inductor
JP3246258B2 (en) Manufacturing method of chip thermistor and chip thermistor
JPH09260105A (en) Chip type thermistor and manufacturing method thereof
JPS61237413A (en) Manufacture of laminate ceramic capacitor
JP4660922B2 (en) Thermistor and manufacturing method thereof
JP3058305B2 (en) Thermistor and manufacturing method thereof
JPS63177402A (en) Negative characteristic thermistor
JP2003151805A (en) Chip element component and its manufacturing method
JP2000082607A (en) Chip-type thermistor and its manufacture
JP2000357603A (en) Chip-type thermistor and manufacture method thereof
JP3582927B2 (en) Chip type thermistor

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040611

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040622

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040819

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20041012

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041025

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071126

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081126

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081126

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091126

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091126

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101126

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101126

Year of fee payment: 6

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101126

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101126

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111126

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121126

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121126

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131126

Year of fee payment: 9

EXPY Cancellation because of completion of term