JP3619450B2 - Package for storing semiconductor elements - Google Patents

Package for storing semiconductor elements Download PDF

Info

Publication number
JP3619450B2
JP3619450B2 JP2000385435A JP2000385435A JP3619450B2 JP 3619450 B2 JP3619450 B2 JP 3619450B2 JP 2000385435 A JP2000385435 A JP 2000385435A JP 2000385435 A JP2000385435 A JP 2000385435A JP 3619450 B2 JP3619450 B2 JP 3619450B2
Authority
JP
Japan
Prior art keywords
input
flat plate
output terminal
plate portion
metallized layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000385435A
Other languages
Japanese (ja)
Other versions
JP2002184887A (en
Inventor
浩 川上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2000385435A priority Critical patent/JP3619450B2/en
Publication of JP2002184887A publication Critical patent/JP2002184887A/en
Application granted granted Critical
Publication of JP3619450B2 publication Critical patent/JP3619450B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)
  • Light Receiving Elements (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、IC,LSI,半導体レーザ(LD),フォトダイオード(PD)等の各種半導体素子を収納するための半導体素子収納用パッケージに関し、特に入出力端子の接合構造を改善したものに関する。
【0002】
【従来の技術】
従来、マイクロ波帯域やミリ波帯域の高周波信号や光信号により作動する、IC,LSI,半導体レーザ(LD),フォトダイオード(PD)等の各種半導体素子を収納するための半導体素子収納用パッケージ(以下、半導体パッケージという)には、半導体素子と外部電気回路との高周波信号の入出力を行うための入出力端子が設けられている。この半導体パッケージのうち光通信分野に用いられる光半導体パッケージについて、図4に斜視図を示し、図5に光半導体パッケージに用いられる入出力端子の拡大斜視図を示す。
【0003】
入出力端子104は、略長方形の平板部104aの上面に略直方体の立壁部104bが積層されて成り、LD,PD等の光半導体素子である半導体素子109と外部電気回路(図示せず)との高周波信号の入出力を行う機能を有するとともに、光半導体パッケージの内外を遮断する機能を有する。
【0004】
この平板部104aは、アルミナ(Al),窒化アルミニウム(AlN),ムライト(3Al・2SiO)等のセラミックスから成り、その上面に、一長辺から対向する他の長辺にかけて、タングステン(W),モリブデン(Mo)−マンガン(Mn)等のメタライズ層から成る線路導体104a−Aが形成される。下面には、その全面に線路導体104a−Aと同様のメタライズ層から成る下部接地導体104a−Cが形成され、また線路導体104a−Aと略平行な側面には、その中央部に線路導体104a−Aと同様のメタライズ層から成る側部接地導体104a−Bが形成される。
【0005】
メタライズ層から成る、線路導体104a−A,側部接地導体104a−B,下部接地導体104a−Cは、W,Mo−Mn等で形成されている。例えば、W等の粉末に有機溶剤、溶媒を添加混合して得た金属ペーストを、平板部104a用のセラミックグリーンシートに予め従来周知のスクリーン印刷法により所定パターンに印刷塗布しておき、焼成することにより形成される。
【0006】
一方、立壁部104bは、平板部104aと同様のセラミックスから成り、その上面の全面に線路導体104−Aと同様のメタライズ層から成る上部接地導体104b−Aが形成される。また、平板部104aの線路導体104a−Aと略平行な側面に略面一な立壁部104bの端面には、その全面に線路導体104a−Aと同様のメタライズ層から成る端部接地導体104b−Bが形成される。
【0007】
メタライズ層から成る、上部接地導体104b−A,端部接地導体104b−Bは、平板部104aに形成される線路導体104a−A,側部接地導体104a−B,下部接地導体104a−Cと同様の方法により所定パターンに印刷塗布しておき、焼成することにより形成される。
【0008】
この光半導体パッケージは、基体101と、その上面に接合された枠体102と、この枠体102の側部に嵌着された入出力端子104、枠体102の側部に接合された光ファイバ固定用の筒状の固定部材103と、枠体102上面に接合されたシールリング106とを具備している。
【0009】
基体101は、半導体素子109を載置する載置部101aを有し、半導体素子109の作動時に発する熱を外部に効率よく放散する機能を有する、鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金や銅(Cu)−タングステン(W)合金等の金属材料から成る。
【0010】
枠体102は、基体101上面に載置部101aを囲繞するように銀ロウ等のロウ材で接合され、側部に入出力端子104を嵌着する取付部102aと、他の側部に光伝送路として機能する貫通孔102bとが形成されたものであり、Fe−Ni−Co合金やFe−Ni合金等の金属材料から成る。
【0011】
入出力端子104の側面のメタライズ層は、立壁部104bの端部接地導体104b−Bの全面と平板部104aの側部接地導体104a−Bの中央部分に設けることにより、この側面のメタライズ層が線路導体104a−Aに及ぼす影響は少なくなり、両者間に発生する浮遊容量は小さくなる(実開平2−88242号参照)。
【0012】
固定部材103は、その一端面が貫通孔102bの開口を囲むように銀ロウ等のロウ材で接合され、他の端面には光ファイバ108を樹脂等の接着剤で取着した金属ホルダ107が金(Au)−錫(Sn)等の低融点ロウ材で接合される。
【0013】
リード端子105は、入出力端子104の線路導体104a−Aに銀ロウ等のロウ材を介して接合され、外部電気回路と入出力端子104との高周波信号の入出力を行うものであり、Fe−Ni−Co合金等の金属材料から成る。
【0014】
シールリング106は、枠体102上面に銀ロウ等のロウ材で接合され入出力端子104を挟持するとともに、上面に蓋体(図示せず)をシーム溶接等により接合するための媒体として機能する。
【0015】
このような光半導体パッケージに、半導体素子109を載置部101aに錫(Sn)−鉛(Pb)半田等の低融点ロウ材で載置固定するとともに、線路導体104a−Aと半導体素子109とをボンディングワイヤ(図示せず)で電気的に接続し、さらに固定部材103に、光ファイバ108を樹脂等の接着剤で取着した金属ホルダ107を、Au−Sn等の低融点ロウ材で接合した後、シールリング106上面に蓋体(図示せず)をシーム溶接等により接合することにより、製品としての光半導体装置となる。
【0016】
このような光半導体装置は、例えば電気回路から供給される駆動信号によって半導体素子109を光励起させ、励起したレーザ光等の光を光ファイバ108に授受させるとともに、光ファイバ108内を伝送させることにより、大容量の情報を高速に伝送できる光電変換装置として機能するとともに、光通信分野等に多く用いられる。
【0017】
【発明が解決しようとする課題】
しかしながら、上記従来の光半導体パッケージにおいては、入出力端子104の側面にスクリーン印刷をすると、入出力端子104の立壁部104bの幅の寸法精度の誤差や僅かな印刷ズレ等に起因して、立壁部104bの端面と平板部104aの側面との境界の端から、平板部104aの上面における立壁部104bとの境界部に向かってメタライズ層形成用の金属ペーストがメニスカスを形成して溜まる場合があった。即ち、境界部コーナー104cに金属ペーストの溜まりが生じる場合があった。その結果、ロウ材を用いて入出力端子104を枠体102の取付部102aにロウ付け接合した場合、ロウ材の溜まりが境界部コーナー104cに発生する場合があった。
【0018】
それによって、入出力端子104と溜まったロウ材との熱膨張率の差により、入出力端子104の境界部コーナー104cに過大な応力が集中し、境界部コーナー104c付近にクラックや割れが発生し、半導体パッケージの気密性が損なわれ、その結果、内部に収容する半導体素子109を長期間にわたり正常かつ安定に作動させ得なくなるという問題があった。また、境界部コーナー104cに侵入したロウ材が、線路導体104a−Aとの間で浮遊容量を発生させ、高周波信号の伝送特性を劣化させる場合があった。
【0019】
さらに、光半導体装置となした後、基体101の両端部に形成したネジ止め部(ネジ止め穴は図示せず)を外部の実装基板等に強固にネジ止めして光半導体装置を固定した場合に、固定前には基体101が入出力端子104等との熱膨張差により変形し反っていたのが、基体101にネジ止めした際に基体101の反りが強制的に戻され、入出力端子104に過大な応力が加わり境界部コーナー104c付近を起点として破壊されるという場合があった。
【0020】
従って、本発明は上記問題点に鑑み完成されたものであり、その目的は、金属製の枠体に入出力端子をロウ付け接合した際に、入出力端子にクラックや割れが発生するのを防止することにより枠体と入出力端子のロウ付け部の気密性を保持し、また高周波信号の伝送特性を良好なものとして、半導体パッケージの内部に収納する半導体素子を長期間にわたり正常かつ安定的に作動させることにある。
【0021】
【課題を解決するための手段】
本発明の半導体パッケージは、上側主面に半導体素子が載置される載置部を有する基体と、前記上側主面に前記載置部を囲繞するように取着された金属製の枠体と、該枠体を貫通してまたは切り欠いて形成された入出力端子の取付部と、上面の一辺側から対向する他辺側にかけて形成された線路導体を有する誘電体から成る平板部および該平板部の上面に前記線路導体を間に挟んで接合された誘電体から成る立壁部から構成され、かつ前記平板部の前記線路導体に略平行な側面から該側面に略面一な前記立壁部の端面にかけて該端面と略同じ幅のメタライズ層が形成されるとともに前記取付部に嵌着された前記入出力端子と、前記枠体の上面に接合される蓋体とを具備した半導体素子収納用パッケージにおいて、前記メタライズ層の幅が前記平板部と前記立壁部との境界部で狭くなっていることを特徴とする。
【0022】
本発明は、上記の構成により、金属製の枠体に入出力端子をロウ付けした際に、立壁部の端面とそれに面一な平板部の側面との境界の端から平板部の上面における立壁部との境界部に向かう部分(境界部コーナー)に溜まることがなくなることから、入出力端子にクラックや割れが発生することを大幅に抑制することができる。また、境界部コーナーにロウ材が溜まらないため、溜まったロウ材と線路導体との間で浮遊容量が発生しなくなり、高周波信号の伝送特性が良好になる。
【0023】
本発明は、好ましくは、前記メタライズ層の幅広部の幅をY、幅狭部の幅をcとした場合、0.2mm≦c≦4Y/5であることを特徴とする。さらに好ましくは、前記平板部の厚さをt、前記立壁部側の前記幅狭部の長さをd、前記平板部側の前記幅狭部の長さをeとした場合、t/5≦d≦4t/5かつt/5≦e≦4t/5であることを特徴とする。
【0024】
本発明は、上記の構成により、より確実に入出力端子にクラックや割れが発生することを防ぐことができる。その結果、半導体パッケージの枠体と入出力端子のロウ付け部の気密性を良好なものとし、内部に収容する半導体素子を長期間にわたり正常かつ安定に作動させることができる。
【0025】
【発明の実施の形態】
以下、本発明の半導体パッケージを添付の図面に基づいて説明する。図1は本発明の半導体パッケージの実施形態を示す斜視図であり、図2は図1の入出力端子の拡大斜視図を示し、図2の(a)は入出力端子の斜視図、(b)は入出力端子の側部の拡大断面図である。
【0026】
図1において、1は基体、2は枠体、3は光ファイバが取着された金属ホルダ7を固定する筒状の固定部材、4は入出力端子、6はシールリングである。これら基体1と枠体2と固定部材3と入出力端子4とシールリング6とで、内部にIC,LSI,半導体レーザ(LD),フォトダイオード(PD)等の半導体素子9を収納し、シールリング6上面に蓋体を取着することにより容器が構成される。
【0027】
図1の半導体パッケージは、LD,PD等の光半導体素子を収納するための光半導体パッケージであり、以下その光半導体パッケージについて説明する。
【0028】
基体1は、その上側主面に半導体素子9を載置する載置部1aを有し、光半導体素子である半導体素子9を支持する支持部材として機能するとともに、半導体素子9の作動時に発する熱を外部に効率良く放散する機能を有する。
【0029】
この基体1は、その形状は略直方体または略長方形であり、Fe−Ni−Co合金やCu−W等の金属材料や、アルミナ,窒化アルミニウム,ムライト等のセラミックスから成り、金属材料から成る場合には、例えば、Fe−Ni−Co合金のインゴット(塊)に圧延加工や打ち抜き加工等の従来周知の金属加工法を施すことによって所定の形状に製作される。一方、セラミックスから成る場合には、その原料粉末に適当な有機バインダや溶剤等を添加混合しペースト状と成すとともに、このペーストをドクターブレード法やカレンダーロール法によってセラミックグリーンシートと成し、しかる後セラミックグリーンシートに適当な打ち抜き加工を施し、これを複数枚積層し焼成することによって作製される。
【0030】
なお、基体1が金属材料からなる場合には、その表面に耐蝕性に優れかつロウ材との濡れ性に優れる金属、具体的には厚さ0.5〜9μmのNi層と、厚さ0.5〜5μmのAu層を順次メッキ法により被着させておくと、基体1が酸化腐蝕するのを有効に防止できるとともに、基体1上面の載置部1aに半導体素子9を強固に接着固定させることができる。従って、基体1が金属材料から成る場合には、その表面に厚さ0.5〜9μmのNi層や厚さ0.5〜5μmのAu層等の金属層をメッキ法により被着させておくことが好ましい。
【0031】
一方、基体1がセラミックスから成る場合、半導体素子9を載置する載置部1aに耐蝕性に優れかつロウ材との濡れ性に優れる金属、具体的には厚さ0.5〜9μmのNi層と、厚さ0.5〜5μmのAu層を順次メッキ法により被着させておくと、基体1の上側主面の載置部1aに半導体素子9を強固に接着固定させることができる。従って、基体1がセラミックスから成る場合には、その表面に厚さ0.5〜9μmのNi層や厚さ0.5〜5μmのAu層等の金属層をメッキ法により被着させておくと良い。
【0032】
また、この基体1の上側主面には、載置部1aを囲繞するように、側部に入出力端子4を嵌着するための貫通孔または切り欠き部から成る取付部2aと、他の側部に光伝送路として機能する貫通孔2bとが形成された枠体2が、銀ロウ等のロウ材で接合されており、この枠体2の内側に半導体素子9を収納するための空所が形成される。
【0033】
この枠体2は、基体1と同様の金属材料から成り箱状体の側壁を成すものであり、その製作は基体1と同様の加工法により、側部に取付部2aを、他の側部(例えば取付部2aが形成された側部に隣接する側部)に貫通孔2bを有するような形状に加工される。
【0034】
なお、枠体2の基体1への接合は、基体1の上側主面と枠体2下面とを、基体1の上側主面に敷設した適度なボリュームを有するプリフォームとされた銀ロウ等のロウ材を介して接合される。さらに、枠体2表面には、基体1と同様に0.5〜9μmのNi層や厚さ0.5〜5μmのAu層等の金属層をメッキ法により被着させておくと良い。
【0035】
また、この枠体2の取付部2aには、半導体素子9と外部電気回路との高周波信号の入出力を行う機能を有するとともに、半導体パッケージの内外部を遮断する機能を有する入出力端子4が、これに設けられているメタライズ層を介して銀ロウ等のロウ材で接合される。
【0036】
この入出力端子4は、略長方形で板状の平板部4aの上面に、略直方体で横倒しにされた四角柱状の立壁部4bが積層されて成る。
【0037】
この平板部4aは、アルミナ,窒化アルミニウム,ムライト等のセラミックスから成る。そして、平板部4aの上面には、長辺の1辺から対向する他辺にかけて、W,Mo−Mn等のメタライズ層から成る線路導体4a−Aが形成される。平板部4aの下面には、全面に線路導体4a−Aと同様のメタライズ層から成る下部接地導体4a−Cが形成される。
【0038】
平板部4aの線路導体4a−A、側部接地導体4a−Bおよび下部接地導体4a−Cは、W,Mo,Mn等のメタライズ層が形成されており、例えばW等の粉末に有機溶剤、溶媒を添加混合して得た金属ペーストを、平板部4a用のセラミックグリーンシートに、予め従来周知のスクリーン印刷法により所定パターンに印刷塗布しておき、焼成することによって形成される。
【0039】
また、平板部4aの上面には立壁部4bが積層される。この立壁部4bは、平板部4aと同様のセラミックスから成り、その上面の全面に線路導体4a−Aと同様のメタライズ層から成る上部接地導体4b−Aが形成される。
【0040】
立壁部4bの上部接地導体4b−A、端部接地導体4b−Bは、平板部4aに形成される線路導体4a−A、側部接地導体4a−Bおよび下部接地導体4a−Cと同様の方法により所定のパターンに印刷塗布しておき、焼成することにより形成される。
【0041】
本発明において、図2(a)に示すように、平板部4aの線路導体4a−Aに略平行な側面からその側面に略面一な立壁部4bの端面にかけてその端面と略同じ幅のメタライズ層(側部接地導体4a−B,端部接地導体4b−B)が形成される。そして、入出力端子4の線路導体4a−Aに略平行な側面の上記メタライズ層の幅が、少なくとも平板部4aと立壁部4bの境界部で狭くなっている。
【0042】
この構成により、メタライズ層形成用の金属ペーストのスクリーン印刷塗布後に境界部コーナー4cに金属ペーストが溜まることがなく、またロウ材が境界部コーナー4cに溜まることが解消されるため、ロウ材と入出力端子4との熱膨張係数の差により、入出力端子4の境界部コーナー4cに応力が集中することが解消される。その結果、境界部コーナー4cを起点としたクラックや割れ等が発生するのを大幅に抑制することができる。
【0043】
また、図2(b)に示すように、入出力端子4の側面のメタライズ層の幅広部の幅をY、幅狭部の幅をcとした場合、0.2mm≦c≦4Y/5であることが好ましい。c<0.2mmであると、メタライズ層の枠体2の取付部2aとのロウ付け接合部分の面積が小さくなるため、光半導体パッケージの気密性を確保することが困難となる。また、c>4Y/5であると、入出力端子4の平板部4aと立壁部4bの境界部のメタライズ層が形成されない部分の面積が小さくなり、メタライズ層形成用の金属ペーストのスクリーン印刷後に、入出力端子4の境界部コーナー4cに金属ペーストが溜まってしまい、入出力端子4を枠体2の取付部2aに銀ロウ等のロウ材で接合する際に境界部コーナー4cにロウ材溜まりが発生する。その結果、境界部コーナー4cに溜まったロウ材と入出力端子4との熱膨張係数の差により、境界部コーナー4c付近を起点にしてクラックや割れ等が発生し、半導体パッケージの気密性を確保することが困難になる。さらに、境界部コーナー4cに侵入したロウ材が、線路導体4a−Aとの間で浮遊容量を発生させ、高周波信号の伝送特性を劣化させ易くなる。
【0044】
さらに、平板部4aの厚さをt、立壁部4b側のメタライズ層(端部接地導体4b−B)の幅狭部の長さをd、平板部4a側のメタライズ層(側部接地導体4a−B)の幅狭部の長さをeとした場合、t/5≦d≦4t/5かつt/5≦e≦4t/5であることが好ましい。d<t/5またはe<t/5であると、入出力端子4の平板部4aと立壁部4bの境界部でメタライズ層が形成されない部分の面積が小さくなり、メタライズ層形成用の金属ペーストのスクリーン印刷後に、入出力端子4の境界部コーナー4cに金属ペーストが溜まってしまい、入出力端子4を枠体2の取付部2aに銀ロウ等のロウ材で接合する際にロウ材溜まりが発生する。その結果、境界部コーナー4cに溜まったロウ材と入出力端子4との熱膨張係数の差により、境界部コーナー4cを起点にしてクラックや割れ等が発生し、半導体パッケージの気密性を確保することが困難になる。さらに、境界部コーナー4cに侵入したロウ材が、線路導体4a−Aとの間で浮遊容量を発生させ、高周波信号の伝送特性を劣化させ易くなる。また、4t/5<dまたは4t/5<eであると、枠体2の取付部2aとのロウ付け接合部分の面積が小さくなるため半導体パッケージの気密性の確保が困難となる。
【0045】
図3の(a)〜(c)は、入出力端子4の側面のメタライズ層について他の好ましい各種実施形態を示すものである。
【0046】
図3の(a)はd>eとしたものであり、d<eであると枠体2の取付部2aにロウ付けした際、ロウ材の自重で垂れが発生した場合に境界部コーナー4cにロウ材溜まりが発生し易くなるのを防ぐことができる。
【0047】
また、(b)は、平板部4aのメタライズ層において幅広部から幅狭部にかけて漸次幅が狭くなるように形成したものであり、これによりロウ材が自重で垂れてきた場合にメタライズ層に沿って円滑に下方に流れ易くなる。より好ましくはd≧eとするのがよい。
【0048】
さらに、(c)は、メタライズ層の幅狭部が上端側から下端側に向かって狭くなるようなテーパ状にしたものであり、ロウ材が自重で垂れた場合にさらに円滑に下方に流れ易くなる。より好ましくはd≧eとすることがよい。
【0049】
このような光半導体パッケージに、半導体素子9を載置部1aにSn−Pb半田等の低融点ロウ材で載置固定するとともに、線路導体4a−Aと半導体素子9とをボンディングワイヤで電気的に接続し、さらに固定部材3の外側端面に、光ファイバ8を樹脂等の接着剤で取着した金属ホルダ7を、Au−Sn等の低融点ロウ材で接合した後、シールリング6上面に蓋体をシーム溶接等により接合することにより、製品としての光半導体装置となる。
【0050】
この光半導体装置は、例えば外部電気回路から供給される高周波信号等の駆動信号によって半導体素子9を光励起させ、励起したレーザ光等の光を光ファイバ8に授受させるとともに、光ファイバ8内を伝送させることにより、大容量の情報を高速に伝送できる光電変装置として機能するものであり、光通信分野等に多く用いられる。
【0051】
かくして、本発明は、入出力端子の側面のメタライズ層の幅を入出力端子の平板部と立壁部の境界部で狭くしていることから、境界部コーナーに金属ペーストが溜まることがなくなり、ロウ材と入出力端子との熱膨張係数の差により入出力端子の境界部コーナーに応力が集中することが解消されるので、境界部コーナー付近にクラックや割れ等が発生することを大幅に抑制することができる。
【0052】
また、本発明によれば、メタライズ層の幅狭部の形状を所定のものとすることで、より確実に入出力端子にクラックや割れ等が発生することを防ぐことができる。
【0053】
なお、本発明は上述の実施形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内であれば種々の変更は可能である。例えば、入出力端子の側面のメタライズ層の幅を全長のわたって狭くしてもよい。この構成により、金属ペーストが入出力端子の側面から立壁部の側面や平板部の上面に回り込んで付着することを大幅に抑制できる。この場合、立壁部の端面の幅をYa、メタライズ層の幅をwとした場合、0.2mm≦w≦4Ya/5であることが好ましい。w<0.2mmであると、メタライズ層の枠体2の取付部2aとのロウ付け接合部分の面積が小さくなるため、光半導体パッケージの気密性を確保することが困難となる。w>4Ya/5であると、平板部4aと立壁部4bの境界部のメタライズ層が形成されない部分の面積が小さくなり、メタライズ層形成用の金属ペーストのスクリーン印刷後に、境界部コーナー4cに金属ペーストが溜まってしまい、入出力端子4を枠体2の取付部2aに銀ロウ等のロウ材で接合する際に境界部コーナー4cにロウ材溜まりが発生する。
【0054】
【発明の効果】
本発明の半導体パッケージによれば、メタライズ層の幅が平板部と立壁部との境界部で狭くなっていることから、境界部コーナーに金属ペーストが溜まることがなくなるために、ロウ材と入出力端子との熱膨張係数の差により入出力端子の境界部コーナーに応力が集中することがなくなるので、入出力端子の境界部コーナー付近にクラックや割れ等が発生することを大幅に抑制することができる。
【0055】
また本発明は、好ましくはメタライズ層の幅広部の幅をY、幅狭部の幅をcとした場合、0.2mm≦c≦4Y/5であること、さらに好ましくは、平板部の厚さをt、立壁部側の幅狭部の長さをd、平板部側の幅狭部の長さをeとした場合、t/5≦d≦4t/5かつt/5≦e≦4t/5であることにより、より確実に、入出力端子にクラックや割れ等が発生することを防ぐことができる。
【0056】
以上により、半導体パッケージの枠体と入出力端子のロウ接合部の気密性と高周波信号の伝送特性を良好なものとし、半導体パッケージの内部に収納する半導体素子を長期間にわたり正常かつ安定的に作動させ得る。
【図面の簡単な説明】
【図1】本発明の半導体パッケージの実施形態を示す斜視図である。
【図2】図1の入出力端子の実施形態を示し、(a)は入出力端子の斜視図、(b)は入出力端子の側面のメタライズ層を示す入出力端子の拡大側面図である。
【図3】(a)〜(b)は、入出力端子の側面のメタライズ層について各種実施形態を示す入出力端子の拡大側面図である。
【図4】従来の半導体パッケージの斜視図である。
【図5】図4の入出力端子の拡大斜視図である。
【符号の説明】
1:基体
1a:載置部
2:枠体
2a:取付部
4:入出力端子
4a:平板部
4b:立壁部
9:半導体素子
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor element housing package for housing various semiconductor elements such as an IC, an LSI, a semiconductor laser (LD), and a photodiode (PD), and more particularly to an improved input / output terminal junction structure.
[0002]
[Prior art]
Conventionally, a package for housing semiconductor elements for housing various semiconductor elements such as ICs, LSIs, semiconductor lasers (LDs), photodiodes (PDs), etc., which operate with high frequency signals and optical signals in the microwave band and millimeter wave band ( The semiconductor package is provided with input / output terminals for inputting / outputting high frequency signals between the semiconductor element and the external electric circuit. FIG. 4 shows a perspective view of an optical semiconductor package used in the optical communication field, and FIG. 5 shows an enlarged perspective view of input / output terminals used in the optical semiconductor package.
[0003]
The input / output terminal 104 is formed by laminating a substantially rectangular parallelepiped wall 104b on the upper surface of a substantially rectangular flat plate portion 104a, and a semiconductor element 109 which is an optical semiconductor element such as an LD or PD, an external electric circuit (not shown), and the like. In addition to having a function of inputting and outputting a high-frequency signal, the function of blocking the inside and outside of the optical semiconductor package is provided.
[0004]
The flat portion 104a is alumina (Al 2 O 3), aluminum nitride (AlN), consists of mullite (3Al 2 O 3 · 2SiO 2 ) or the like of the ceramics, on its upper surface, the other long side opposite from the one long side Then, a line conductor 104a-A made of a metallized layer such as tungsten (W), molybdenum (Mo) -manganese (Mn), or the like is formed. On the lower surface, a lower ground conductor 104a-C made of a metallized layer similar to the line conductor 104a-A is formed on the entire surface, and on the side surface substantially parallel to the line conductor 104a-A, the line conductor 104a is formed at the center thereof. Side ground conductors 104a-B made of a metallized layer similar to -A are formed.
[0005]
The line conductors 104a-A, side ground conductors 104a-B, and lower ground conductors 104a-C made of metallized layers are formed of W, Mo-Mn, or the like. For example, a metal paste obtained by adding and mixing an organic solvent and a solvent to a powder such as W is preliminarily printed and applied in a predetermined pattern to a ceramic green sheet for the flat plate portion 104a by a conventionally known screen printing method, followed by firing. Is formed.
[0006]
On the other hand, the standing wall portion 104b is made of the same ceramic as the flat plate portion 104a, and the upper ground conductor 104b-A made of the same metallized layer as the line conductor 104-A is formed on the entire upper surface thereof. Further, the end grounding conductor 104b- consisting of the same metallized layer as that of the line conductor 104a-A is formed on the entire end face of the standing wall 104b substantially flush with the side surface substantially parallel to the line conductor 104a-A of the flat plate part 104a. B is formed.
[0007]
The upper ground conductor 104b-A and the end ground conductor 104b-B made of a metallized layer are the same as the line conductor 104a-A, the side ground conductor 104a-B, and the lower ground conductor 104a-C formed on the flat plate portion 104a. It is formed by printing and applying to a predetermined pattern by the above method and baking.
[0008]
The optical semiconductor package includes a base body 101, a frame body 102 bonded to the upper surface thereof, an input / output terminal 104 fitted to a side portion of the frame body 102, and an optical fiber bonded to a side portion of the frame body 102. A cylindrical fixing member 103 for fixing and a seal ring 106 joined to the upper surface of the frame body 102 are provided.
[0009]
The base 101 has a mounting portion 101a for mounting the semiconductor element 109, and has a function of efficiently dissipating heat generated during operation of the semiconductor element 109 to the outside. Iron (Fe) -nickel (Ni) -cobalt ( It consists of metal materials, such as a Co) alloy and a copper (Cu) -tungsten (W) alloy.
[0010]
The frame body 102 is joined to the upper surface of the base body 101 with a brazing material such as silver brazing so as to surround the mounting portion 101a, and the mounting portion 102a in which the input / output terminal 104 is fitted to the side portion and the optical portion on the other side portion. A through hole 102b that functions as a transmission path is formed, and is made of a metal material such as an Fe—Ni—Co alloy or an Fe—Ni alloy.
[0011]
The metallized layer on the side surface of the input / output terminal 104 is provided on the entire surface of the end ground conductor 104b-B of the standing wall portion 104b and the central portion of the side ground conductor 104a-B of the flat plate portion 104a. The influence on the line conductor 104a-A is reduced, and the stray capacitance generated between them is reduced (see Japanese Utility Model Laid-Open No. 2-88242).
[0012]
The fixing member 103 is joined with a brazing material such as silver brazing so that one end surface of the fixing member 103 surrounds the opening of the through hole 102b, and a metal holder 107 having an optical fiber 108 attached thereto with an adhesive such as resin is attached to the other end surface. Joined with a low melting point brazing material such as gold (Au) -tin (Sn).
[0013]
The lead terminal 105 is joined to the line conductor 104a-A of the input / output terminal 104 via a brazing material such as silver solder, and performs input / output of high-frequency signals between the external electric circuit and the input / output terminal 104. -It consists of metal materials, such as a Ni-Co alloy.
[0014]
The seal ring 106 is joined to the upper surface of the frame body 102 by a brazing material such as silver solder, and sandwiches the input / output terminal 104, and functions as a medium for joining a lid (not shown) to the upper surface by seam welding or the like. .
[0015]
In such an optical semiconductor package, the semiconductor element 109 is mounted and fixed to the mounting portion 101a with a low melting point solder such as tin (Sn) -lead (Pb) solder, and the line conductors 104a-A and the semiconductor element 109 are fixed. Are electrically connected with a bonding wire (not shown), and a metal holder 107 having an optical fiber 108 attached with an adhesive such as a resin is bonded to the fixing member 103 with a low melting point brazing material such as Au—Sn. Then, a lid (not shown) is joined to the upper surface of the seal ring 106 by seam welding or the like, so that an optical semiconductor device as a product is obtained.
[0016]
Such an optical semiconductor device, for example, optically excites the semiconductor element 109 by a drive signal supplied from an electric circuit, transmits and receives the excited light such as laser light to the optical fiber 108, and transmits the optical fiber 108. In addition to functioning as a photoelectric conversion device capable of transmitting a large amount of information at high speed, it is often used in the field of optical communications.
[0017]
[Problems to be solved by the invention]
However, in the above-described conventional optical semiconductor package, when screen printing is performed on the side surface of the input / output terminal 104, the standing wall is caused by an error in the dimensional accuracy of the width of the standing wall portion 104b of the input / output terminal 104 or a slight printing misalignment. In some cases, the metal paste for forming the metallized layer forms a meniscus and accumulates from the end of the boundary between the end surface of the portion 104b and the side surface of the flat plate portion 104a toward the boundary with the standing wall portion 104b on the upper surface of the flat plate portion 104a. It was. That is, there is a case where the metal paste accumulates at the boundary corner 104c. As a result, when the input / output terminal 104 is brazed and joined to the attachment portion 102a of the frame body 102 using a brazing material, a brazing material pool may occur at the boundary corner 104c.
[0018]
As a result, due to the difference in thermal expansion coefficient between the input / output terminal 104 and the accumulated brazing material, excessive stress concentrates on the boundary corner 104c of the input / output terminal 104, and cracks and cracks occur near the boundary corner 104c. As a result, the airtightness of the semiconductor package is impaired, and as a result, there is a problem that the semiconductor element 109 housed therein cannot be operated normally and stably over a long period of time. Further, the brazing material that has entered the boundary corner 104c may generate stray capacitance between the line conductor 104a-A and deteriorate the transmission characteristics of the high-frequency signal.
[0019]
In addition, after the optical semiconductor device is formed, the optical semiconductor device is fixed by firmly screwing the screwing portions (screwing holes not shown) formed at both ends of the base 101 to an external mounting substrate or the like. In addition, since the base 101 was deformed and warped due to a difference in thermal expansion with the input / output terminal 104 or the like before fixing, the warpage of the base 101 was forcibly returned when screwed to the base 101, and the input / output terminal In some cases, an excessive stress is applied to 104 and the vicinity of the boundary corner 104c is destroyed.
[0020]
Therefore, the present invention has been completed in view of the above problems, and its purpose is to prevent cracks and cracks in the input / output terminals when the input / output terminals are brazed and joined to a metal frame. By preventing the airtightness of the frame and the brazed part of the input / output terminals, the high-frequency signal transmission characteristics are improved, and the semiconductor element housed in the semiconductor package is normal and stable over a long period of time. There is in operating.
[0021]
[Means for Solving the Problems]
The semiconductor package of the present invention includes a base body having a mounting portion on which a semiconductor element is mounted on the upper main surface, and a metal frame attached on the upper main surface so as to surround the mounting portion. A flat plate portion made of a dielectric having a line conductor formed from one side of the upper surface to the other side opposite to the mounting portion of the input / output terminal formed through the frame body or by cutting out, and the flat plate The standing wall portion is composed of a standing wall portion made of a dielectric material joined to the upper surface of the portion with the line conductor interposed therebetween, and the flat wall portion is substantially flush with the side surface from a side surface substantially parallel to the line conductor. A package for housing a semiconductor element, comprising a metallized layer having substantially the same width as the end surface over the end surface, the input / output terminal fitted to the mounting portion, and a lid joined to the upper surface of the frame body The width of the metallized layer is Characterized in that it narrows at the boundary portion between the plate-portion vertical wall portion.
[0022]
According to the present invention, when the input / output terminal is brazed to the metal frame body according to the above configuration, the standing wall on the upper surface of the flat plate portion from the end of the boundary between the end surface of the standing wall portion and the side surface of the flat plate portion flush therewith Since it does not accumulate in the part (boundary part corner) which goes to the boundary part with a part, it can suppress significantly that a crack and a crack generate | occur | produce in an input-output terminal. Further, since the brazing material does not accumulate at the boundary corners, stray capacitance does not occur between the accumulated brazing material and the line conductor, and the high-frequency signal transmission characteristics are improved.
[0023]
The present invention is preferably characterized in that 0.2 mm ≦ c ≦ 4Y / 5, where Y is the width of the wide portion of the metallized layer and c is the width of the narrow portion. More preferably, when the thickness of the flat plate portion is t, the length of the narrow portion on the standing wall portion side is d, and the length of the narrow portion on the flat plate portion side is e, t / 5 ≦ d ≦ 4t / 5 and t / 5 ≦ e ≦ 4t / 5.
[0024]
According to the present invention, it is possible to more reliably prevent the input / output terminals from being cracked or broken by the above configuration. As a result, the airtightness of the frame of the semiconductor package and the brazed part of the input / output terminals can be improved, and the semiconductor element accommodated therein can be operated normally and stably over a long period of time.
[0025]
DETAILED DESCRIPTION OF THE INVENTION
Hereinafter, a semiconductor package of the present invention will be described with reference to the accompanying drawings. 1 is a perspective view showing an embodiment of a semiconductor package of the present invention, FIG. 2 is an enlarged perspective view of the input / output terminal of FIG. 1, FIG. 2 (a) is a perspective view of the input / output terminal, and FIG. ) Is an enlarged cross-sectional view of the side of the input / output terminal.
[0026]
In FIG. 1, 1 is a base, 2 is a frame, 3 is a cylindrical fixing member for fixing a metal holder 7 to which an optical fiber is attached, 4 is an input / output terminal, and 6 is a seal ring. The base body 1, the frame body 2, the fixing member 3, the input / output terminal 4, and the seal ring 6 accommodate therein a semiconductor element 9 such as an IC, LSI, semiconductor laser (LD), photodiode (PD), etc. A container is configured by attaching a lid to the upper surface of the ring 6.
[0027]
The semiconductor package of FIG. 1 is an optical semiconductor package for housing optical semiconductor elements such as LD and PD, and the optical semiconductor package will be described below.
[0028]
The base body 1 has a mounting portion 1a for mounting the semiconductor element 9 on its upper main surface, functions as a support member that supports the semiconductor element 9 that is an optical semiconductor element, and generates heat when the semiconductor element 9 operates. Has a function of efficiently dissipating to the outside.
[0029]
The substrate 1 has a substantially rectangular parallelepiped shape or a substantially rectangular shape, and is made of a metal material such as Fe—Ni—Co alloy or Cu—W, ceramics such as alumina, aluminum nitride, or mullite, and is made of a metal material. Is manufactured in a predetermined shape by, for example, applying a conventionally known metal processing method such as rolling or punching to an ingot (lumb) of an Fe—Ni—Co alloy. On the other hand, in the case of ceramics, an appropriate organic binder or solvent is added to the raw material powder to form a paste, and this paste is formed into a ceramic green sheet by the doctor blade method or the calender roll method. The ceramic green sheet is manufactured by performing an appropriate punching process, and laminating and firing a plurality of these.
[0030]
In the case where the substrate 1 is made of a metal material, a metal having excellent corrosion resistance and wettability with the brazing material, specifically, a Ni layer having a thickness of 0.5 to 9 μm and a thickness of 0 When the 5 to 5 μm Au layer is sequentially deposited by the plating method, it is possible to effectively prevent the base 1 from being oxidized and corroded, and the semiconductor element 9 is firmly bonded and fixed to the mounting portion 1 a on the top surface of the base 1. Can be made. Therefore, when the substrate 1 is made of a metal material, a metal layer such as a Ni layer having a thickness of 0.5 to 9 μm or an Au layer having a thickness of 0.5 to 5 μm is deposited on the surface thereof by a plating method. It is preferable.
[0031]
On the other hand, when the substrate 1 is made of ceramics, the mounting portion 1a on which the semiconductor element 9 is mounted is a metal having excellent corrosion resistance and wettability with the brazing material, specifically, Ni having a thickness of 0.5 to 9 μm. When the layer and the Au layer having a thickness of 0.5 to 5 μm are sequentially deposited by the plating method, the semiconductor element 9 can be firmly bonded and fixed to the mounting portion 1a on the upper main surface of the base 1. Therefore, when the substrate 1 is made of ceramic, a metal layer such as a Ni layer having a thickness of 0.5 to 9 μm or an Au layer having a thickness of 0.5 to 5 μm is deposited on the surface by a plating method. good.
[0032]
Further, on the upper main surface of the base body 1, a mounting portion 2 a composed of a through hole or a notch for fitting the input / output terminal 4 to the side portion so as to surround the mounting portion 1 a, and other A frame body 2 formed with a through hole 2b functioning as an optical transmission path on the side is joined by a brazing material such as silver brazing, and an empty space for housing the semiconductor element 9 inside the frame body 2. A place is formed.
[0033]
The frame body 2 is made of the same metal material as the base body 1 and forms a side wall of the box-like body. The frame body 2 is manufactured by the same processing method as that of the base body 1 with the mounting portion 2a on the side portion and the other side portion. (For example, the side part adjacent to the side part where the attachment part 2a is formed) is processed into a shape having the through hole 2b.
[0034]
Note that the frame 2 is joined to the base 1 by silver brazing or the like formed into a preform having an appropriate volume in which the upper main surface of the base 1 and the lower surface of the frame 2 are laid on the upper main surface of the base 1. Joined through brazing material. Furthermore, a metal layer such as a Ni layer having a thickness of 0.5 to 9 μm or an Au layer having a thickness of 0.5 to 5 μm may be deposited on the surface of the frame body 2 by a plating method in the same manner as the substrate 1.
[0035]
The mounting portion 2a of the frame 2 has an input / output terminal 4 having a function of inputting and outputting a high frequency signal between the semiconductor element 9 and an external electric circuit, and a function of blocking the inside and outside of the semiconductor package. These are joined with a brazing material such as silver brazing through a metallized layer provided on this.
[0036]
This input / output terminal 4 is formed by laminating a rectangular column-like standing wall portion 4b which is laid down in a substantially rectangular parallelepiped shape on the upper surface of a substantially rectangular plate-like flat plate portion 4a.
[0037]
The flat plate portion 4a is made of ceramics such as alumina, aluminum nitride, and mullite. On the upper surface of the flat plate portion 4a, a line conductor 4a-A made of a metallized layer such as W, Mo-Mn, or the like is formed from one long side to the other opposite side. A lower ground conductor 4a-C made of a metallized layer similar to the line conductor 4a-A is formed on the entire lower surface of the flat plate portion 4a.
[0038]
The line conductor 4a-A, the side ground conductor 4a-B, and the lower ground conductor 4a-C of the flat plate portion 4a are formed with a metallized layer such as W, Mo, or Mn. A metal paste obtained by adding and mixing a solvent is formed by applying a predetermined pattern to a ceramic green sheet for the flat plate portion 4a in advance by a well-known screen printing method, followed by baking.
[0039]
Further, the standing wall portion 4b is laminated on the upper surface of the flat plate portion 4a. The standing wall portion 4b is made of the same ceramic as the flat plate portion 4a, and the upper ground conductor 4b-A made of the same metallized layer as the line conductor 4a-A is formed on the entire upper surface thereof.
[0040]
The upper ground conductor 4b-A and the end ground conductor 4b-B of the standing wall 4b are the same as the line conductor 4a-A, the side ground conductor 4a-B, and the lower ground conductor 4a-C formed on the flat plate portion 4a. It is formed by printing and applying to a predetermined pattern by a method and baking.
[0041]
In the present invention, as shown in FIG. 2 (a), the metallization having substantially the same width as the end surface from the side surface substantially parallel to the line conductor 4a-A of the flat plate portion 4a to the end surface of the standing wall portion 4b substantially flush with the side surface. Layers (side ground conductors 4a-B, end ground conductors 4b-B) are formed. And the width | variety of the said metallization layer of the side surface substantially parallel to the line conductor 4a-A of the input / output terminal 4 is narrow at the boundary part of the flat plate part 4a and the standing wall part 4b.
[0042]
With this configuration, the metal paste does not accumulate in the boundary corner 4c after the metal paste for forming the metallized layer is screen printed, and the brazing material is prevented from collecting in the boundary corner 4c. Due to the difference in thermal expansion coefficient from the output terminal 4, the concentration of stress on the boundary corner 4 c of the input / output terminal 4 is eliminated. As a result, it is possible to greatly suppress the occurrence of cracks and cracks starting from the boundary corner 4c.
[0043]
Further, as shown in FIG. 2B, when the width of the wide portion of the metallized layer on the side surface of the input / output terminal 4 is Y and the width of the narrow portion is c, 0.2 mm ≦ c ≦ 4Y / 5. Preferably there is. If c <0.2 mm, the area of the brazed joint portion with the attachment portion 2a of the frame 2 of the metallized layer becomes small, so that it is difficult to ensure the hermeticity of the optical semiconductor package. Further, if c> 4Y / 5, the area of the boundary portion between the flat plate portion 4a and the standing wall portion 4b of the input / output terminal 4 where the metallized layer is not formed becomes small, and after the screen printing of the metal paste for forming the metallized layer Then, the metal paste accumulates in the boundary corner 4c of the input / output terminal 4, and when the input / output terminal 4 is joined to the mounting portion 2a of the frame 2 with a brazing material such as silver brazing, the brazing material pool is accumulated in the boundary corner 4c. Will occur. As a result, the difference in thermal expansion coefficient between the brazing material accumulated at the boundary corner 4c and the input / output terminal 4 causes cracks, cracks, etc. starting from the vicinity of the boundary corner 4c, thereby ensuring the airtightness of the semiconductor package. It becomes difficult to do. Furthermore, the brazing material that has entered the boundary corner 4c easily generates stray capacitance between the line conductor 4a-A and easily deteriorates the transmission characteristics of the high-frequency signal.
[0044]
Furthermore, the thickness of the flat plate portion 4a is t, the length of the narrow portion of the metallized layer (end portion ground conductor 4b-B) on the standing wall portion 4b side is d, and the metallized layer (side ground conductor 4a on the flat plate portion 4a side). When the length of the narrow portion of -B) is e, it is preferable that t / 5 ≦ d ≦ 4t / 5 and t / 5 ≦ e ≦ 4t / 5. When d <t / 5 or e <t / 5, the area of the portion where the metallized layer is not formed at the boundary between the flat plate portion 4a and the standing wall portion 4b of the input / output terminal 4 is reduced, and the metal paste for forming the metalized layer After the screen printing, the metal paste is collected in the boundary corner 4c of the input / output terminal 4, and when the input / output terminal 4 is joined to the mounting portion 2a of the frame 2 with a brazing material such as silver solder, the brazing material pool is formed. Occur. As a result, the difference in thermal expansion coefficient between the brazing material accumulated at the boundary corner 4c and the input / output terminal 4 causes cracks, cracks, and the like starting from the boundary corner 4c, thereby ensuring the airtightness of the semiconductor package. It becomes difficult. Furthermore, the brazing material that has entered the boundary corner 4c easily generates stray capacitance between the line conductor 4a-A and easily deteriorates the transmission characteristics of the high-frequency signal. Further, if 4t / 5 <d or 4t / 5 <e, the area of the brazed joint portion with the attachment portion 2a of the frame body 2 becomes small, so that it is difficult to ensure the airtightness of the semiconductor package.
[0045]
FIGS. 3A to 3C show other preferred embodiments of the metallization layer on the side surface of the input / output terminal 4.
[0046]
FIG. 3A shows d> e, and when d <e, when the brazing is caused by the weight of the brazing material when brazed to the mounting portion 2a of the frame 2, the boundary corner 4c It is possible to prevent the brazing material pool from being easily generated.
[0047]
Further, (b) is formed so that the width gradually decreases from the wide part to the narrow part in the metallized layer of the flat plate part 4a, and when the brazing material hangs down by its own weight, it follows the metallized layer. Smooth and easy to flow downward. More preferably, d ≧ e.
[0048]
Further, (c) is a taper shape in which the narrow portion of the metallized layer becomes narrower from the upper end side toward the lower end side, and when the brazing material hangs down by its own weight, it is easier to flow downward. Become. More preferably, d ≧ e.
[0049]
In such an optical semiconductor package, the semiconductor element 9 is mounted and fixed on the mounting portion 1a with a low melting point solder such as Sn-Pb solder, and the line conductor 4a-A and the semiconductor element 9 are electrically connected with bonding wires. Further, a metal holder 7 having an optical fiber 8 attached to the outer end surface of the fixing member 3 with an adhesive such as a resin is joined with a low melting point brazing material such as Au—Sn, and then the upper surface of the seal ring 6. By joining the lid by seam welding or the like, an optical semiconductor device as a product is obtained.
[0050]
This optical semiconductor device, for example, optically excites the semiconductor element 9 by a drive signal such as a high frequency signal supplied from an external electric circuit, transmits and receives the excited laser light or the like to the optical fiber 8, and transmits the optical fiber 8. Therefore, it functions as a photoelectric conversion device capable of transmitting a large amount of information at high speed, and is often used in the field of optical communication.
[0051]
Thus, according to the present invention, the width of the metallized layer on the side surface of the input / output terminal is narrowed at the boundary between the flat plate portion and the standing wall portion of the input / output terminal. Since the stress concentration at the boundary corner of the input / output terminal is eliminated due to the difference in thermal expansion coefficient between the material and the input / output terminal, the occurrence of cracks and cracks near the boundary corner is greatly suppressed. be able to.
[0052]
Further, according to the present invention, by making the shape of the narrow portion of the metallized layer a predetermined one, it is possible to prevent the input / output terminal from being cracked or broken more reliably.
[0053]
In addition, this invention is not limited to the above-mentioned embodiment, A various change is possible if it is in the range which does not deviate from the summary of this invention. For example, the width of the metallized layer on the side surface of the input / output terminal may be narrowed over the entire length. With this configuration, the metal paste can be largely suppressed from adhering to the side surface of the standing wall portion or the upper surface of the flat plate portion from the side surface of the input / output terminal. In this case, it is preferable that 0.2 mm ≦ w ≦ 4 Ya / 5, where Ya is the width of the end face of the standing wall and w is the width of the metallized layer. If w <0.2 mm, the area of the brazed joint portion with the attachment portion 2a of the frame 2 of the metallized layer becomes small, and it becomes difficult to ensure the airtightness of the optical semiconductor package. If w> 4Ya / 5, the area of the boundary portion between the flat plate portion 4a and the standing wall portion 4b where the metallized layer is not formed becomes small, and after the screen printing of the metal paste for forming the metallized layer, the metal is formed at the boundary corner 4c. The paste accumulates, and when the input / output terminal 4 is joined to the attachment portion 2a of the frame 2 with a brazing material such as silver brazing, a brazing material pool is generated at the boundary corner 4c.
[0054]
【The invention's effect】
According to the semiconductor package of the present invention, since the width of the metallized layer is narrow at the boundary portion between the flat plate portion and the standing wall portion, the metal paste does not collect at the boundary portion corner. Because stress does not concentrate at the boundary corner of the input / output terminal due to the difference in thermal expansion coefficient with the terminal, it is possible to greatly suppress the occurrence of cracks and cracks near the boundary corner of the input / output terminal. it can.
[0055]
In the present invention, preferably, when the width of the wide portion of the metallized layer is Y and the width of the narrow portion is c, 0.2 mm ≦ c ≦ 4Y / 5, more preferably the thickness of the flat plate portion Is t, the length of the narrow portion on the standing wall side is d, and the length of the narrow portion on the flat plate portion side is e, t / 5 ≦ d ≦ 4t / 5 and t / 5 ≦ e ≦ 4t / By being 5, it is possible to more reliably prevent the input / output terminals from being cracked or broken.
[0056]
As described above, the air tightness of the semiconductor package frame and the input / output terminal row junction and the high frequency signal transmission characteristics are improved, and the semiconductor element housed in the semiconductor package operates normally and stably over a long period of time. Can be.
[Brief description of the drawings]
FIG. 1 is a perspective view showing an embodiment of a semiconductor package of the present invention.
2 shows an embodiment of the input / output terminal of FIG. 1, (a) is a perspective view of the input / output terminal, and (b) is an enlarged side view of the input / output terminal showing a metallization layer on the side surface of the input / output terminal. .
FIGS. 3A and 3B are enlarged side views of the input / output terminal showing various embodiments of the metallization layer on the side surface of the input / output terminal. FIGS.
FIG. 4 is a perspective view of a conventional semiconductor package.
5 is an enlarged perspective view of the input / output terminal of FIG. 4;
[Explanation of symbols]
1: Base 1a: Placement part 2: Frame body 2a: Mounting part 4: Input / output terminal 4a: Flat plate part 4b: Standing wall part 9: Semiconductor element

Claims (3)

上側主面に半導体素子が載置される載置部を有する基体と、前記上側主面に前記載置部を囲繞するように取着された金属製の枠体と、該枠体を貫通してまたは切り欠いて形成された入出力端子の取付部と、上面の一辺側から対向する他辺側にかけて形成された線路導体を有する誘電体から成る平板部および該平板部の上面に前記線路導体を間に挟んで接合された誘電体から成る立壁部から構成され、かつ前記平板部の前記線路導体に略平行な側面から該側面に略面一な前記立壁部の端面にかけて該端面と略同じ幅のメタライズ層が形成されるとともに前記取付部に嵌着された前記入出力端子と、前記枠体の上面に接合される蓋体とを具備した半導体素子収納用パッケージにおいて、前記メタライズ層の幅が前記平板部と前記立壁部との境界部で狭くなっていることを特徴とする半導体素子収納用パッケージ。A base body having a mounting portion on which the semiconductor element is mounted on the upper main surface; a metal frame attached to the upper main surface so as to surround the mounting portion; and penetrating through the frame. A flat plate portion made of a dielectric having a line conductor formed from one side of the upper surface to the other side facing the mounting portion of the input / output terminal formed by cutting or notching, and the line conductor on the upper surface of the flat plate portion And is substantially the same as the end surface from the side surface substantially parallel to the line conductor of the flat plate portion to the end surface of the standing wall portion that is substantially flush with the side surface. A width of the metallized layer in a package for housing a semiconductor element, comprising: a metallized layer having a width; and the input / output terminal fitted to the mounting portion; and a lid bonded to the upper surface of the frame. Is a boundary portion between the flat plate portion and the standing wall portion Package for housing semiconductor chip, characterized in that narrows. 前記メタライズ層の幅広部の幅をY、幅狭部の幅をcとした場合、0.2mm≦c≦4Y/5であることを特徴とする請求項1記載の半導体素子収納用パッケージ。2. The package for housing semiconductor elements according to claim 1, wherein 0.2 mm ≦ c ≦ 4Y / 5, where Y is a width of the wide portion of the metallized layer and c is a width of the narrow portion. 前記平板部の厚さをt、前記立壁部側の前記幅狭部の長さをd、前記平板部側の前記幅狭部の長さをeとした場合、t/5≦d≦4t/5かつt/5≦e≦4t/5であることを特徴とする請求項1または請求項2記載の半導体素子収納用パッケージ。When the thickness of the flat plate portion is t, the length of the narrow portion on the standing wall portion side is d, and the length of the narrow portion on the flat plate portion side is e, t / 5 ≦ d ≦ 4 t / 3. The package for housing a semiconductor element according to claim 1, wherein 5 and t / 5 ≦ e ≦ 4t / 5.
JP2000385435A 2000-12-19 2000-12-19 Package for storing semiconductor elements Expired - Fee Related JP3619450B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000385435A JP3619450B2 (en) 2000-12-19 2000-12-19 Package for storing semiconductor elements

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000385435A JP3619450B2 (en) 2000-12-19 2000-12-19 Package for storing semiconductor elements

Publications (2)

Publication Number Publication Date
JP2002184887A JP2002184887A (en) 2002-06-28
JP3619450B2 true JP3619450B2 (en) 2005-02-09

Family

ID=18852696

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000385435A Expired - Fee Related JP3619450B2 (en) 2000-12-19 2000-12-19 Package for storing semiconductor elements

Country Status (1)

Country Link
JP (1) JP3619450B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5773851B2 (en) * 2011-11-28 2015-09-02 京セラ株式会社 Electronic component storage package and electronic device
JP6563792B2 (en) * 2015-11-27 2019-08-21 京セラ株式会社 Piezoelectric parts

Also Published As

Publication number Publication date
JP2002184887A (en) 2002-06-28

Similar Documents

Publication Publication Date Title
US6992250B2 (en) Electronic component housing package and electronic apparatus
JP4480598B2 (en) Electronic component storage package and electronic device
CN113519048B (en) Wiring board, package for electronic component, and electronic device
JP3619450B2 (en) Package for storing semiconductor elements
JP3615697B2 (en) Package for storing semiconductor elements
JP4009169B2 (en) Semiconductor element storage package and semiconductor device
JP4373831B2 (en) Electronic component storage package and electronic device
JP3619452B2 (en) Package for storing semiconductor elements
JP7196249B2 (en) Packages for semiconductor devices and semiconductor devices
JP3659326B2 (en) Package for storing semiconductor elements
JP3670574B2 (en) I / O terminal and semiconductor element storage package
JP2003046180A (en) Input-output terminal, package for housing optical semiconductor element, and optical semiconductor device
JP2006128267A (en) I/o terminal, package for storing electronic component using same, and electronic device
JP3810334B2 (en) Semiconductor element storage package and semiconductor device
JP3696817B2 (en) Optical semiconductor element storage package and optical semiconductor device
JP2004296576A (en) Package for housing semiconductor element, and semiconductor device
JP2002289960A (en) Package for housing semiconductor element and semiconductor device
JP2002246494A (en) Package for accommodating semiconductor device
JP4497762B2 (en) Optical semiconductor element storage package and optical semiconductor device
JP3652255B2 (en) Package for storing semiconductor elements
JP3652257B2 (en) Package for storing semiconductor elements
JP3752472B2 (en) Package for storing semiconductor elements
JP3652241B2 (en) Package for storing semiconductor elements
JP2004228532A (en) Input/output terminal, semiconductor element housing package, and semiconductor device
JP2003338572A (en) I/o terminal, package for accommodating semiconductor element, and semiconductor device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041020

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20041109

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20041112

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071119

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081119

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091119

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101119

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101119

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111119

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111119

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121119

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121119

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131119

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees