JP3552711B2 - Liquid crystal panel manufacturing method and exposure method - Google Patents

Liquid crystal panel manufacturing method and exposure method Download PDF

Info

Publication number
JP3552711B2
JP3552711B2 JP2002293705A JP2002293705A JP3552711B2 JP 3552711 B2 JP3552711 B2 JP 3552711B2 JP 2002293705 A JP2002293705 A JP 2002293705A JP 2002293705 A JP2002293705 A JP 2002293705A JP 3552711 B2 JP3552711 B2 JP 3552711B2
Authority
JP
Japan
Prior art keywords
resist
liquid crystal
layer
exposure method
crystal panel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002293705A
Other languages
Japanese (ja)
Other versions
JP2003202675A (en
Inventor
清貴 小出
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2002293705A priority Critical patent/JP3552711B2/en
Publication of JP2003202675A publication Critical patent/JP2003202675A/en
Application granted granted Critical
Publication of JP3552711B2 publication Critical patent/JP3552711B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、MIM液晶パネルに用いるMIM素子の製造方法に関する。
【0002】
【従来の技術】
従来よりMIM素子製造方法としては”David R. Baraff et al.,SID’80 Digest, p200〜201, 1980”に示されているようにフォトリソグラフィーを用いてパターン形成を行っていた。露光方式としては、露光装置の発達過程と同期するかたちでコンタクト方式、プロキシミティー方式が主に使用されていた。近年、露光機メーカーから液晶パネル製造用途としてミラープロジェクション方式やステッパー方式の装置が供給されるようになり、これらの装置によりTFT、MIMなどを使用したアクティブマトリックス液晶パネルが製造できるようになった。しかしながら高精細、大画面化といった市場からの要求に応えるためには、コンタクト、プロキシミティー、ミラープロジェクションといった露光方式ではMIM液晶パネルの高精細化、大画面化が装置性能上、制限されるという欠点があった。具体的には、コンタクト方式、プロキシミティー方式は大型化には対応できるものの、高精細という観点では解像度が不十分なため微細なパターン形成ができず、加えてフォトマスクとワーク基板が接触または近接するためにゴミによるパターン不良が発生するなど歩留りが悪いという欠点があった。一方ミラープロジェクション方式はミラーなどの装置を構成する光学系部品の精度的な問題から大型化に限界がある。
ステッパーによる逐次露光方式はレンズの解像度が高く高精細化が可能な上、露光ステップ数を増やし大画面化に対応できることから、レンズなどの光学系部品で高精細、大画面化が制限されるといった問題はない。
【0003】
しかし逐次露光方式で大画面をダイのつなぎによって露光をした場合、各ダイ毎に液晶パネル完成後にコントラストがばらつくという欠点が発生した。いわゆる「ブロック分かれ」となって液晶パネルの表示品位を悪くする。この点が逐次露光方式を用いる場合の最大の問題点であった。
【0004】
【発明が解決しようとする課題】
本発明は逐次露光方式を用いて基板上に均一なMIM素子を形成することによって「ブロック分かれ」といった表示品位の悪化を防止する点にある。
【0005】
【課題を解決するための手段】
本発明のMIM素子の製造方法は、前記課題を解決するため以下の様な特徴を有する。
【0006】
上記課題を解決するために、本発明の液晶パネルの製造方法は、第1の層及び第2の層が設けられた基板を有し、画面部分を有する液晶パネルの製造方法において、前記画面部分の前記第1の層上に設けられた第1のレジストを第1フォトマスクの逐次露光方式によって複数の領域に分けて露光する工程と、前記画面部分の前記第2の層上に設けられた第2のレジストを第2フォトマスクの逐次露光方式によって複数の領域に分けて露光する工程と、前記画面部分以外の部分を複数のフォトマスクに割付て前記第1のレジストを露光する工程と、を具備し、前記基板の面上において、前記第1のレジストの前記各領域がつながる位置と、前記第2のレジストの前記各領域がつながる位置とが、互いに平面的に異なる位置に配置されることを特徴とする。
【0007】
上記課題を解決するために、本発明の液晶パネルの露光方法は、第1の層及び第2の層が設けられた基板を有し、画面部分を有する液晶パネルの露光方法において、前記画面部分の前記第1の層上に設けられた第1のレジストを第1フォトマスクの逐次露光方式によって複数の領域に分けて露光し、前記画面部分の前記第2の層上に設けられた第2のレジストを第2フォトマスクの逐次露光方式によって複数の領域に分けて露光し、前記画面部分以外の部分を複数のフォトマスクに割付て前記第1のレジストを露光し、前記基板の面上において、前記第1のレジストの前記各領域がつながる位置と、前記第2のレジストの前記各領域がつながる位置とが、互いに平面的に異なる位置に配置されることを特徴とする。
【0011】
【作用】
MIM液晶パネルでは図5に示すように液晶層とMIM素子が直列に配置され、この系に印加される駆動電圧は液晶層とMIM素子の容量比で次式のように分割される。
【0012】
【数1】

Figure 0003552711
【0013】
MIM素子のパターン寸法の変化によりMIM素子容量が変化するため、MIM素子へ印加される電圧が変化することになる。
【0014】
従ってMIM素子のON抵抗がのばらつきとなって液晶層に書き込まれる実効電圧をばらつかせるため、液晶の動作状態が変化し液晶パネルの画面内にコントラストのむらを生じる。従って逐次露光方式においては各ダイ毎のMIM素子寸法の変化を如何に抑えるかが重要となる。画面部分を同一のフォトマスクで露光することによりフォトマスクの製造ばらつきによるマスク間のパターン寸法差をなくし、さらに各ダイのつなぎ目位置を各層毎にずらすことによって、MIM素子を形成する各電極の寸法が変化する位置がずれるため「ブロック分かれ」を抑えることができる。
【0015】
【実施例】
以下に、本発明に基づく実施例を順を追って説明していく。
【0016】
ガラスなどの絶縁基板基板上に、MIM素子のベース電極パターンと信号ラインとなる、例えばタンタルなどをスパッタ法により成膜する。次に該タンタル膜上にフォトレジストを塗布し、図1に示すように画面部分を第一層目のパターンの同一フォトマスクの繰り返しによって逐次露光する。画面部分以外は複数のマスクに割付て露光しても問題ない。
【0017】
ここでフォトマスクは、例えばポジプロセス法や多重露光法によってパターン寸法の変動が画面内で極力少ないものを用いる。通常逐次露光方式に対応したフォトマスクは図4のように各パターン群周辺を遮光帯と呼ばれる1.5〜5mm幅のCrパターンで囲まれており、繰り返しパターンである画面内と遮光帯近傍ではパターン寸法が変動している。これを解決するためにはポジプロセス法や多重露光法が有効である。
【0018】
次に、現像、エッチング及びレジスト剥離を行い、ベース電極パターンと信号ラインを得る。次にMIM素子の絶縁層としてを陽極酸化法によってベース電極パターンと、信号ライン上にタンタル酸化膜を形成する。しかる後に例えば、クロム、チタン、タンタルをスパッタ法により成膜しMIM素子の結合電極と信号ラインの画面部分を第二層目の同一フォトマスクで逐次露光する。この時、図2のように各ダイが接続される位置が第一層のベース電極パターンと第二層の結合電極パターンで、ずれるように露光を行うとMIM素子面積の変動はベース電極と結合電極を同位置でつなぐ場合にくらべ少なくなる。
【0019】
一方、ダイをつなぐ位置であるが、図3のようにMIM素子を形成するパターンと位置的に離すことによってつなぎ精度の影響を少なくすることができる。
しかる後に現像、エッチング及びレジスト剥離をおこない、MIM素子を完成する。最後に例えばITOをスパッタ法により成膜し、画素電極を形成する。
【0020】
以上MIM素子の形成方法を述べたが、TFTでもパターン寸法のばらつきはゲート浮遊容量のばらつきとなるので、特に中間調を多用するパネルではMIM同様に「ブロック分かれ」を生じる。従って本発明はパターン寸法のばらつきを抑える効果が高くその意味でTFTに対しても有効である。
【0021】
【発明の効果】
以上説明したように本考案は逐次露光方式の持つ高精度且つ大型化が容易という利点をMIM素子の形成に生かす一方、表示部分の各ダイ毎のパターン寸法の変化を低減し均一な表示を得るという効果を有する。本考案によってMIM液晶パネルに対する高精細化、大型化という市場の要求に応えることが可能となった。
【0022】
【図面の簡単な説明】
【図1】本発明実施例の一つである画面部分のMIM素子を同一マスクの繰り返しで逐次露光した状態を示す図である。
【図2】本発明実施例の一つである画面部分のダイのつなぎ位置がMIM第1層と第2層でずらした状態を示す図である。
【図3】本発明実施例の一つであるダイのつなぎ位置をMIM素子を形成するパターンと位置的にずらした状態を示す図である。
【図4】逐次露光方式に用いるフォトマスクに用いられるパターン群を囲む遮光帯を示す図である。
【図5】MIM液晶パネルにおけるMIM素子と液晶層との電気的な接続状態を示す図である。[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a method for manufacturing an MIM element used for an MIM liquid crystal panel.
[0002]
[Prior art]
Conventionally, as a method for manufacturing an MIM element, a pattern is formed by using photolithography as shown in "David R. Baraff et al., SID'80 Digest, p200-201, 1980". As an exposure method, a contact method and a proximity method have been mainly used in synchronization with the development process of the exposure apparatus. In recent years, a mirror projection system or a stepper system has been supplied from an exposure machine maker for use in manufacturing a liquid crystal panel, and an active matrix liquid crystal panel using a TFT, an MIM, or the like can be manufactured by using these apparatuses. However, in order to meet market demands such as high definition and large screen, the exposure method such as contact, proximity, and mirror projection has the disadvantage that high definition and large screen of the MIM liquid crystal panel are limited in terms of device performance. was there. Specifically, although the contact method and the proximity method can cope with an increase in size, a fine pattern cannot be formed due to insufficient resolution in terms of high definition. Therefore, there is a drawback that the yield is poor, for example, a pattern defect due to dust occurs. On the other hand, the mirror projection system has a limit in increasing the size due to the problem of the accuracy of optical system components constituting a device such as a mirror.
The sequential exposure method using a stepper has a high resolution and high definition of the lens, and can increase the number of exposure steps to cope with a large screen.Therefore, high definition and a large screen are restricted by optical components such as lenses. No problem.
[0003]
However, when a large screen is exposed by connecting dies by a sequential exposure method, there is a disadvantage that the contrast varies after the completion of the liquid crystal panel for each die. The so-called "block division" is performed, and the display quality of the liquid crystal panel is deteriorated. This is the biggest problem when using the sequential exposure method.
[0004]
[Problems to be solved by the invention]
The present invention is to form a uniform MIM element on a substrate using a sequential exposure method, thereby preventing deterioration of display quality such as "block division".
[0005]
[Means for Solving the Problems]
The method of manufacturing an MIM element according to the present invention has the following features to solve the above-mentioned problems.
[0006]
In order to solve the above-mentioned problems, a method for manufacturing a liquid crystal panel according to the present invention includes: Exposing the first resist provided on the first layer to a plurality of regions by a sequential exposure method of a first photomask; and providing the first resist on the second layer of the screen portion. Exposing the second resist to a plurality of regions by a second photomask sequential exposure method, exposing the first resist by allocating a portion other than the screen portion to a plurality of photomasks, And a position where the respective regions of the first resist are connected to each other and a position where the respective regions of the second resist are connected are arranged at positions different from each other in a plane on the surface of the substrate. Specially To.
[0007]
In order to solve the above-mentioned problems, an exposure method for a liquid crystal panel according to the present invention includes a substrate provided with a first layer and a second layer, wherein the exposure method for a liquid crystal panel includes Exposing the first resist provided on the first layer to a plurality of regions by a sequential exposure method of a first photomask, and exposing the second resist provided on the second layer of the screen portion The resist is exposed to a plurality of regions by a sequential exposure method of a second photomask, and the first resist is exposed by allocating a portion other than the screen portion to a plurality of photomasks. A position where the respective regions of the first resist are connected to each other and a position where the respective regions of the second resist are connected are arranged at positions different from each other in a plane.
[0011]
[Action]
In an MIM liquid crystal panel, as shown in FIG. 5, a liquid crystal layer and an MIM element are arranged in series, and a driving voltage applied to this system is divided by the capacitance ratio of the liquid crystal layer and the MIM element as in the following equation.
[0012]
(Equation 1)
Figure 0003552711
[0013]
Since the capacitance of the MIM element changes due to a change in the pattern size of the MIM element, the voltage applied to the MIM element changes.
[0014]
Therefore, since the ON resistance of the MIM element varies and the effective voltage written to the liquid crystal layer varies, the operating state of the liquid crystal changes, causing uneven contrast in the screen of the liquid crystal panel. Therefore, in the sequential exposure method, it is important how to suppress the change in the size of the MIM element for each die. Exposure of the screen portion with the same photomask eliminates the pattern dimension difference between the masks due to manufacturing variations of the photomask, and further shifts the joint position of each die for each layer, thereby obtaining the dimension of each electrode forming the MIM element. Since the position at which the value changes varies, "block division" can be suppressed.
[0015]
【Example】
Hereinafter, embodiments based on the present invention will be described step by step.
[0016]
A base electrode pattern of the MIM element and signal lines, for example, tantalum or the like are formed on an insulating substrate such as glass by sputtering. Next, a photoresist is applied on the tantalum film, and the screen portion is sequentially exposed by repeating the same photomask having the first layer pattern as shown in FIG. There is no problem even if exposure is performed by allocating to a plurality of masks other than the screen portion.
[0017]
Here, as the photomask, a photomask whose variation in pattern dimension is as small as possible within a screen by a positive process method or a multiple exposure method is used. In general, a photomask corresponding to the sequential exposure method has a pattern pattern surrounded by a 1.5-5 mm wide Cr pattern called a light-shielding band around the pattern group as shown in FIG. The pattern size is fluctuating. To solve this, a positive process method or a multiple exposure method is effective.
[0018]
Next, development, etching, and resist peeling are performed to obtain a base electrode pattern and a signal line. Next, as an insulating layer of the MIM element, a base electrode pattern is formed by anodic oxidation and a tantalum oxide film is formed on the signal line. Thereafter, for example, a film of chromium, titanium, or tantalum is formed by a sputtering method, and the coupling electrode of the MIM element and the screen portion of the signal line are sequentially exposed using the same photomask of the second layer. At this time, as shown in FIG. 2, when the positions where the respective dies are connected are the base electrode pattern of the first layer and the coupling electrode pattern of the second layer, and the exposure is performed so as to be shifted, the variation of the MIM element area is changed with the coupling of the base electrode. It is less than when electrodes are connected at the same position.
[0019]
On the other hand, at the position where the die is connected, the influence of the connection accuracy can be reduced by separating the die from the pattern forming the MIM element as shown in FIG.
Thereafter, development, etching and resist peeling are performed to complete the MIM element. Finally, for example, ITO is formed by a sputtering method to form a pixel electrode.
[0020]
The method of forming the MIM element has been described above. However, even in the case of a TFT, the variation of the pattern dimension results in the variation of the gate stray capacitance. Therefore, the present invention has a high effect of suppressing variations in pattern dimensions, and is effective for TFTs in that sense.
[0021]
【The invention's effect】
As described above, the present invention makes use of the advantages of the sequential exposure method, that is, high precision and easy size enlargement, in the formation of the MIM element, while reducing the change in the pattern size of each die in the display portion and obtaining a uniform display. This has the effect. According to the present invention, it has become possible to meet the market demand for higher definition and larger size of the MIM liquid crystal panel.
[0022]
[Brief description of the drawings]
FIG. 1 is a view showing a state in which an MIM element in a screen portion is sequentially exposed by repeating a same mask according to one embodiment of the present invention.
FIG. 2 is a view showing a state in which the joining positions of dies in a screen portion are shifted between a first layer and a second layer of the MIM according to one embodiment of the present invention.
FIG. 3 is a diagram showing a state in which a joining position of a die, which is one of the embodiments of the present invention, is shifted in position from a pattern for forming an MIM element.
FIG. 4 is a diagram showing a light-shielding band surrounding a pattern group used for a photomask used in a sequential exposure method.
FIG. 5 is a diagram showing an electrical connection state between a MIM element and a liquid crystal layer in the MIM liquid crystal panel.

Claims (2)

第1の層及び第2の層が設けられた基板を有し、画面部分を有する液晶パネルの製造方法において、
前記画面部分の前記第1の層上に設けられた第1のレジストを第1フォトマスクの逐次露光方式によって複数の領域に分けて露光する工程と、
前記画面部分の前記第2の層上に設けられた第2のレジストを第2フォトマスクの逐次露光方式によって複数の領域に分けて露光する工程と、
前記画面部分以外の部分を複数のフォトマスクに割付て前記第1のレジストを露光する工程と、を具備し、
前記基板の面上において、前記第1のレジストの前記各領域がつながる位置と、前記第2のレジストの前記各領域がつながる位置とが、互いに平面的に異なる位置に配置されることを特徴とする液晶パネルの製造方法。
In a method for manufacturing a liquid crystal panel including a substrate provided with a first layer and a second layer and having a screen portion,
Exposing a first resist provided on the first layer of the screen portion to a plurality of regions by a sequential exposure method of a first photomask;
Exposing a second resist provided on the second layer of the screen portion to a plurality of regions by a sequential exposure method of a second photomask;
Allocating a portion other than the screen portion to a plurality of photomasks and exposing the first resist,
On the surface of the substrate, a position where the respective regions of the first resist are connected and a position where the respective regions of the second resist are connected are arranged at positions different from each other in a plane. Liquid crystal panel manufacturing method.
第1の層及び第2の層が設けられた基板を有し、画面部分を有する液晶パネルの露光方法において、
前記画面部分の前記第1の層上に設けられた第1のレジストを第1フォトマスクの逐次露光方式によって複数の領域に分けて露光し、
前記画面部分の前記第2の層上に設けられた第2のレジストを第2フォトマスクの逐次露光方式によって複数の領域に分けて露光し、
前記画面部分以外の部分を複数のフォトマスクに割付て前記第1のレジストを露光し、
前記基板の面上において、前記第1のレジストの前記各領域がつながる位置と、前記第2のレジストの前記各領域がつながる位置とが、互いに平面的に異なる位置に配置されることを特徴とする液晶パネルの露光方法。
An exposure method for a liquid crystal panel including a substrate provided with a first layer and a second layer and having a screen portion,
Exposing a first resist provided on the first layer of the screen portion to a plurality of regions by a sequential exposure method of a first photomask;
Exposing a second resist provided on the second layer of the screen portion to a plurality of regions by a sequential exposure method of a second photomask;
Allocating portions other than the screen portion to a plurality of photomasks and exposing the first resist,
On the surface of the substrate, a position where the respective regions of the first resist are connected and a position where the respective regions of the second resist are connected are arranged at positions different from each other in a plane. LCD panel exposure method.
JP2002293705A 2002-10-07 2002-10-07 Liquid crystal panel manufacturing method and exposure method Expired - Fee Related JP3552711B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002293705A JP3552711B2 (en) 2002-10-07 2002-10-07 Liquid crystal panel manufacturing method and exposure method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002293705A JP3552711B2 (en) 2002-10-07 2002-10-07 Liquid crystal panel manufacturing method and exposure method

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP1196793A Division JPH06222394A (en) 1993-01-27 1993-01-27 Manufacture of mim element

Publications (2)

Publication Number Publication Date
JP2003202675A JP2003202675A (en) 2003-07-18
JP3552711B2 true JP3552711B2 (en) 2004-08-11

Family

ID=27655720

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002293705A Expired - Fee Related JP3552711B2 (en) 2002-10-07 2002-10-07 Liquid crystal panel manufacturing method and exposure method

Country Status (1)

Country Link
JP (1) JP3552711B2 (en)

Also Published As

Publication number Publication date
JP2003202675A (en) 2003-07-18

Similar Documents

Publication Publication Date Title
US6653028B2 (en) Photo mask for fabricating a thin film transistor liquid crystal display
US7718994B2 (en) Array substrates for use in liquid crystal displays and fabrication methods thereof
JP5555789B2 (en) Photomask, manufacturing method thereof, and pattern transfer method
JP3375966B2 (en) Display element and method of manufacturing the same
JP4968709B2 (en) Manufacturing method of gray tone mask
JP5036328B2 (en) Gray tone mask and pattern transfer method
US20050275787A1 (en) Liquid crystal display device
JP2005257712A (en) Gray tone mask and its manufacturing method
US20080225191A1 (en) Display device
KR20060087498A (en) Method of inspecting defect of graytone mask and manufacturing graytone mask
JPH09179141A (en) Liquid crystal display panel
JP3774570B2 (en) Liquid crystal display device and manufacturing method thereof
JP2006030320A (en) Gray tone mask and method for manufacturing gray tone mask
JP4328509B2 (en) Substrate exposure method
JP3552711B2 (en) Liquid crystal panel manufacturing method and exposure method
JP4221074B2 (en) Manufacturing method of liquid crystal display device
JP5043474B2 (en) Display device
TW591698B (en) Thin film transistor array substrate and photolithography process and mask design thereof
JP3473535B2 (en) Liquid crystal panel manufacturing method and exposure method
CN100559270C (en) Gray tone mask
JP2003344872A (en) Production method of liquid crystal panel
JP4619508B2 (en) Pattern forming method, thin film transistor matrix substrate manufacturing method, and exposure mask
JPH1039330A (en) Liquid crystal display device and its production
JP2000174360A (en) Manufacture of liquid crystal panel
JPH06222394A (en) Manufacture of mim element

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040106

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040413

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040426

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080514

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090514

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100514

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110514

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees