JP3508649B2 - Electronic component holding jig, holding method, and electronic component manufacturing method - Google Patents

Electronic component holding jig, holding method, and electronic component manufacturing method

Info

Publication number
JP3508649B2
JP3508649B2 JP29157699A JP29157699A JP3508649B2 JP 3508649 B2 JP3508649 B2 JP 3508649B2 JP 29157699 A JP29157699 A JP 29157699A JP 29157699 A JP29157699 A JP 29157699A JP 3508649 B2 JP3508649 B2 JP 3508649B2
Authority
JP
Japan
Prior art keywords
electronic component
elastic material
substrate
holding jig
holding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP29157699A
Other languages
Japanese (ja)
Other versions
JP2001110847A (en
Inventor
彰夫 勝部
英雄 中越
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP29157699A priority Critical patent/JP3508649B2/en
Priority to DE2000166482 priority patent/DE10066482B3/en
Priority to KR10-2000-0059987A priority patent/KR100367056B1/en
Priority to DE2000150601 priority patent/DE10050601B4/en
Priority to US09/689,774 priority patent/US7624492B1/en
Publication of JP2001110847A publication Critical patent/JP2001110847A/en
Application granted granted Critical
Publication of JP3508649B2 publication Critical patent/JP3508649B2/en
Priority to US12/574,537 priority patent/US8726494B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525Means for applying energy, e.g. heating means
    • H01L2224/753Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/75301Bonding head
    • H01L2224/75302Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】この発明は、半導体集積回路
等の電子部品を製造する際に、電子部品を保持する保持
治具、保持方法およびそれによる電子部品の製造方法に
関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a holding jig for holding an electronic component when manufacturing the electronic component such as a semiconductor integrated circuit, a holding method, and a method for manufacturing the electronic component by the holding jig.

【0002】[0002]

【従来の技術】一般に、電子部品の製造工程における電
子部品またはその構成部品の取扱方法には、複数個の部
品が一体となった状態で扱う方法と、各部品が分離され
た状態で扱う方法とがある。後者の方法によって電子部
品を製造する場合、従来、個々の部品を一括して扱うた
めに、例えば図7に示すような、電子部品やその構成部
品を保持する保持治具が用いられていた。図7において
11は金属性トレーであり、複数の部品を配置するため
のキャビテイ12をプレス成形などによって予め形成し
ている。このような保持治具を用いて、半導体チップ等
をワイヤーボンドするような場合、トレー11に基板を
配置し、各基板上に半導体チップをダイボンドし、さら
にワイヤボンドすることになるが、これらの工程で基板
3をトレー11に固定しておく必要があるため、トレー
11の上面に、基板の配置位置に対応して設けた孔14
および個々の基板を固定するための押さえ爪15を形成
した押さえ治具13を被せるようにしていた。
2. Description of the Related Art Generally, a method of handling an electronic component or its constituents in a manufacturing process of an electronic component includes a method of treating a plurality of components in an integrated manner and a method of treating each component in a separated state. There is. When manufacturing electronic components by the latter method, conventionally, in order to collectively handle individual components, a holding jig as shown in FIG. 7 for holding electronic components and their components has been used. In FIG. 7, 11 is a metal tray, and a cavity 12 for arranging a plurality of parts is formed in advance by press molding or the like. When wire-bonding a semiconductor chip or the like using such a holding jig, a substrate is placed on the tray 11, the semiconductor chip is die-bonded on each substrate, and further wire-bonded. Since it is necessary to fix the substrate 3 to the tray 11 in the process, holes 14 provided on the upper surface of the tray 11 corresponding to the arrangement position of the substrate.
Further, the pressing jig 13 having the pressing claws 15 for fixing the individual substrates is covered.

【0003】[0003]

【発明が解決しようとする課題】ところが、トレーに形
成した凹形状のキャビテイ内に基板を配置する場合、基
板の出し入れの容易性や寸法交差を考慮すれば、キャビ
テイと基板との間にクリアランスが必要となる。そのた
め、キャビテイ内部における基板の位置にバラツキが生
じ、しかもトレーを工程間で移動させる際に基板が変位
するため、キャビテイ内部における基板の座標位置が工
程ごとに異なってしまう。その結果、各工程における自
動化に際して位置認識のエラーが生じやすく、エラー修
正などのための新たな工程が必要となる。
However, when the substrate is placed in the concave-shaped cavity formed in the tray, there is a clearance between the cavity and the substrate in consideration of easiness of loading and unloading the substrate and dimensional intersection. Will be needed. Therefore, the position of the substrate inside the cavity varies, and the substrate is displaced when the tray is moved between the processes, so that the coordinate position of the substrate inside the cavity is different for each process. As a result, a position recognition error is likely to occur during automation in each process, and a new process for error correction or the like is required.

【0004】また、図7に示したような押さえ爪15に
よって基板を押さえる場合には、基板に押さえ代(し
ろ)が必要となる。そのため、押さえ代分の余分なスペ
ースが必要となって、電子部品の小型化が困難となる。
特に、押さえ爪を必要以上に小型化すると基板を確実に
押さえることができなくなるため、基板サイズが小型に
なるほど、基板サイズに対する押さえ代の占める面積比
が高くなって小型化が阻まれる。
Further, when the substrate is pressed by the pressing claw 15 as shown in FIG. 7, a pressing margin is required on the substrate. Therefore, an extra space for the pressing amount is required, which makes it difficult to downsize the electronic component.
In particular, if the pressing claw is downsized more than necessary, the substrate cannot be pressed securely, so that the smaller the substrate size, the higher the area ratio of the pressing allowance to the substrate size and the smaller size is hindered.

【0005】さらに、上記キャビテイは基板のサイズと
複数の基板の配置パターンなどによって定められるた
め、一品種の電子部品に対して専用のトレーが必要とな
り、汎用性に欠けている。そのためトレー作成のための
加工費・材料費および金型費などのコストが非常に嵩む
ことになる。
Further, since the above-mentioned cavities are determined by the size of the board and the layout pattern of a plurality of boards, a dedicated tray is required for one type of electronic component, which lacks versatility. Therefore, costs such as processing cost, material cost, and mold cost for making the tray become very high.

【0006】そこで、本願出願人は特公平7−9324
7号にて、上述の各種問題を解消することのできる、小
型部品の保持治具およびその保持方法について出願して
いる。
[0006] Therefore, the applicant of the present invention is Japanese Patent Publication No. 7-9324.
No. 7 has filed an application for a jig for holding small parts and a method for holding the jig, which can solve the above-mentioned various problems.

【0007】上記保持治具は、少なくとも表面部が粘着
性を有するゴム弾性材を用い、その表面に小型部品を密
着保持するようにしたものである。
The holding jig is made of a rubber elastic material having an adhesive property at least on its surface, and holds small parts in close contact with the surface thereof.

【0008】このような保持治具および保持方法によれ
ば、部品の位置固定能力、汎用性および小型化への対応
が可能であるなどの優れた効果を奏する。
According to such a holding jig and holding method, excellent effects such as position fixing ability of parts, versatility, and miniaturization can be achieved.

【0009】しかし、一般的なゴム材料の特性として、
体積抵抗率が極めて高く、絶縁性を示すため、電子部品
またはその構成部品の着脱、搬送および製造工程におい
て静電気が発生し易く、静電気が帯電し易いという性質
がある。そのため、次のような問題が懸念される。
However, as a characteristic of a general rubber material,
Since it has a very high volume resistivity and exhibits an insulating property, it has a property that static electricity is easily generated and static electricity is easily charged in the process of attaching / detaching an electronic component or its components, conveying and manufacturing processes. Therefore, the following problems are a concern.

【0010】静電耐圧が低い電子部品にそのまま適用
すると、製造中に電子部品が静電破壊されるおそれがあ
る。
If it is applied as it is to an electronic component having a low electrostatic breakdown voltage, the electronic component may be electrostatically destroyed during manufacturing.

【0011】小型、薄型、軽量の電子部品またはその
構成部品を扱う場合に、上記静電気によって吸着力また
は反発力が生じると、保持不良が生じやすく、電子部品
の破損や紛失および保持治具の破損を招くおそれがあ
る。
When a small, thin, and lightweight electronic component or its component parts are handled, if electrostatic attraction force or repulsive force is generated, holding failure is likely to occur, and damage or loss of the electronic component and damage of the holding jig are caused. May be caused.

【0012】上記またはに該当しない電子部品に
適用する場合でも、保持治具の使用前または使用中に静
電気を除去しなければ、電子部品に静電気によるダメー
ジを与えるおそれがある。そのため静電気除去のための
専用設備を設ける必要が生じる。
Even when applied to an electronic component not corresponding to the above or the above, unless static electricity is removed before or during use of the holding jig, the electronic component may be damaged by static electricity. Therefore, it is necessary to provide a dedicated facility for removing static electricity.

【0013】この発明の目的は、上述した問題点を解消
して、生産性および電子部品の信頼性を高め、製造コス
トを削減できるようにした、電子部品の保持治具、保持
方法および電子部品の製造方法を提供することにある。
An object of the present invention is to solve the above-mentioned problems, to improve productivity and reliability of electronic parts, and to reduce manufacturing cost, an electronic part holding jig, a holding method, and an electronic part. It is to provide a manufacturing method of.

【0014】[0014]

【課題を解決するための手段】この発明は、少なくとも
表面部が粘着性と導電性を有する弾性材を備え、該弾性
材表面の粘着力により電子部品または電子部品の構成部
品を保持する。これにより、弾性材による静電気の発生
を防止し、他からの静電気を速やかに放出するので、電
子部品またはその構成部品に対する高電圧の印加または
放電時の通電が生じない。
According to the present invention, at least a surface portion is provided with an elastic material having adhesiveness and conductivity, and an electronic component or a component of the electronic component is held by the adhesive force of the surface of the elastic material. This prevents static electricity from being generated by the elastic material and quickly discharges static electricity from others, so that high voltage is not applied to the electronic component or its constituents or electricity is not applied during discharge.

【0015】また、この発明は、前記弾性材に導電性材
料を添加して弾性材の表面部に導電性をもたせる。これ
により、弾性材全体に一定の導電性をもたせて、極微小
なチップ状の部品であっても、弾性材との電気的導通を
確保する。
According to the present invention, a conductive material is added to the elastic material so that the surface of the elastic material has conductivity. As a result, the elastic material as a whole has a certain conductivity, and electrical continuity with the elastic material is ensured even in the case of an extremely minute chip-shaped component.

【0016】また、この発明は、前記弾性材の表面に導
電性材料による配線を施して前記弾性材の表面部に導電
性をもたせる。これにより、弾性材表面に対する導電性
の付与を容易とする。
Further, according to the present invention, the surface of the elastic material is provided with wiring made of a conductive material so that the surface portion of the elastic material has conductivity. This facilitates imparting conductivity to the surface of the elastic material.

【0017】また、この発明は、前記弾性材の表面に露
出する導電性材料による配線を前記弾性材の内部に施し
て前記弾性材の表面部に導電性をもたせる。これによ
り、導電率をより高め、電流経路長の短縮化を図る。
Further, according to the present invention, a wiring made of a conductive material exposed on the surface of the elastic material is provided inside the elastic material so that the surface portion of the elastic material has conductivity. Thereby, the conductivity is further increased and the current path length is shortened.

【0018】また、この発明は、少なくとも表面部が粘
着性と導電性を示す弾性材を有する保持治具の表面に、
該表面の粘着力により基板を保持した状態で、その基板
上に素子を取り付けて電気的接続する。これにより、素
子を静電破壊させることなく、基板上に取り付ける。
Further, according to the present invention, at least the surface portion of the holding jig having an elastic material exhibiting adhesiveness and conductivity,
While the substrate is held by the adhesive force of the surface, the element is mounted on the substrate and electrically connected. As a result, the element is mounted on the substrate without electrostatic breakdown.

【0019】[0019]

【発明の実施の形態】第1の実施形態に係る電子部品の
保持治具を図1を参照して説明する。図1は、製造すべ
き電子部品またはその構成部品を保持する保持治具の斜
視図である。図1において、1は金属製の硬質のプレー
ト、2はプレート1の上面に積層した弾性材である。こ
の弾性材としては、JIS K 6253「加硫ゴムの
硬さ試験方法」に規定されているタイプAデュロメータ
硬さ試験で、ゴム硬度が30度以上であることが望まし
い。なお、弾性材2の厚みによっては、下地であるプレ
ート1の影響を受けるが、実質上のゴム硬度を30度以
上とする。例えば、シリコーン系樹脂を主材料とする高
耐熱性のゴムを用いる。
BEST MODE FOR CARRYING OUT THE INVENTION A holding jig for an electronic component according to a first embodiment will be described with reference to FIG. FIG. 1 is a perspective view of a holding jig that holds an electronic component to be manufactured or its component parts. In FIG. 1, 1 is a hard metal plate and 2 is an elastic material laminated on the upper surface of the plate 1. This elastic material preferably has a rubber hardness of 30 degrees or more in the type A durometer hardness test specified in JIS K 6253 "Vulcanized Rubber Hardness Test Method". It should be noted that, depending on the thickness of the elastic material 2, it is influenced by the plate 1 as the base, but the substantial rubber hardness is set to 30 degrees or more. For example, a highly heat resistant rubber containing a silicone resin as a main material is used.

【0020】図1において弾性材2は、主材料であるシ
リコン系樹脂にカーボン粉体などの導電性粒子を添加
し、分散させることによって、全体に導電性をもたせた
ものである。
In FIG. 1, the elastic material 2 is made to have conductivity as a whole by adding and dispersing conductive particles such as carbon powder to a silicon-based resin as a main material.

【0021】弾性材2にシリコーンゴムのような弾性率
の低いゴム材料を用いた場合、反発弾性が低くなると同
時に粘性を備える。この粘性によって、弾性材表面に基
板3を粘着させる。例えば軟質シリコーンゴムの場合、
1〜10g/mm2 程度の粘着力を示す。この粘着力は
上記導電性粒子の粒径および分散濃度によって変化する
ので、粘着力と導電率がそれぞれ所定範囲内に入るよう
に弾性材の製造条件を定める。
When a rubber material having a low elastic modulus, such as silicone rubber, is used as the elastic material 2, the impact resilience becomes low and at the same time viscosity is provided. This viscosity causes the substrate 3 to adhere to the surface of the elastic material. For example, in the case of soft silicone rubber,
The adhesive strength is about 1 to 10 g / mm 2 . Since this adhesive force changes depending on the particle size and dispersion concentration of the conductive particles, the manufacturing conditions of the elastic material are determined so that the adhesive force and the electric conductivity fall within the respective predetermined ranges.

【0022】このように弾性材に導電性を持たせたこと
により、弾性材の表面に保持されている電子部品やその
構成部品が静電破壊されることがなく、静電気による吸
着または反発が生じることもなく、静電気を除去するた
めの工程や設備が不要となる。
By making the elastic material conductive in this way, the electronic parts and the components thereof held on the surface of the elastic material are not electrostatically destroyed, and adsorption or repulsion due to static electricity occurs. No need for a process or equipment for removing static electricity.

【0023】次に、第2の実施形態に係る保持治具の構
成を図2を参照して説明する。図2において、1は金属
製の硬質のプレート、2はプレート1の上面に積層した
弾性材である。この弾性材2の表面に、導電体膜9によ
るパターンを形成するとともに、その端部をプレート1
に導通させている。この導電体膜9は、弾性材表面に複
数の電子部品またはそれらの構成部品が保持される状態
で、各部品が導電体膜の一部に接して電気的に導通する
ようにパターン化している。この例では、格子状とし
て、縦横のピッチを保持すべき部品の幅より狭くしてい
る。このようなパターンは格子状に限らず、例えば同心
円状のパターンと放射状のパターンを組み合わせたり、
任意である。但し、弾性材2の周囲(端面)からプレー
ト1などの外部への通電経路が複数となるように配置す
ることによって面積抵抗を小さくし、また配線の一部が
断線しても、他の経路によって導通が確保されるように
したパターンが望ましい。
Next, the structure of the holding jig according to the second embodiment will be described with reference to FIG. In FIG. 2, 1 is a hard metal plate, and 2 is an elastic material laminated on the upper surface of the plate 1. A pattern of the conductor film 9 is formed on the surface of the elastic material 2, and the end portion of the pattern is formed by the plate 1.
It is conducted to. The conductor film 9 is patterned so that each of the parts is in electrical contact with a part of the conductor film while a plurality of electronic parts or their components are held on the elastic material surface. . In this example, the grid pattern is formed so that the vertical and horizontal pitches are narrower than the width of the component to be held. Such a pattern is not limited to a grid pattern, for example, a concentric pattern and a radial pattern may be combined,
It is optional. However, the sheet resistance is reduced by arranging a plurality of energization paths from the periphery (end surface) of the elastic material 2 to the outside such as the plate 1, and even if a part of the wiring is broken, another path It is desirable to have a pattern in which continuity is secured by the above.

【0024】上記導電体膜は、導電性材料を添加した樹
脂材料(導電性ペースト)を印刷する方法、メッキによ
り成膜する方法、真空蒸着やスパッタリングなどのドラ
イプロセスにより成膜する方法、さらには金属線や金属
箔を張り付ける方法等により形成する。
The conductor film is formed by printing a resin material (conductive paste) to which a conductive material is added, forming a film by plating, forming a film by a dry process such as vacuum deposition or sputtering, and It is formed by a method of sticking a metal wire or a metal foil.

【0025】次に、第3の実施形態に係る保持治具の構
成を図3を参照して説明する。図3において、1は金属
製の硬質のプレート、2はプレート1の上面に積層した
弾性材である。この例では、弾性材2の内部に導電体1
0による配線を施して、その上部を弾性材2の表面に露
出させ、下部をプレート1に導通させている。この導電
体10による配線は、弾性材2の成型時に同時に成型す
る方法や、弾性材2を成型した後に導電体10を埋め込
む方法などにより配置する。
Next, the structure of the holding jig according to the third embodiment will be described with reference to FIG. In FIG. 3, reference numeral 1 is a hard metal plate, and 2 is an elastic material laminated on the upper surface of the plate 1. In this example, the conductor 1 is placed inside the elastic member 2.
0 wiring is provided so that the upper portion is exposed on the surface of the elastic material 2 and the lower portion is electrically connected to the plate 1. The wiring by the conductor 10 is arranged by a method of simultaneously molding the elastic material 2 or a method of embedding the conductor 10 after molding the elastic material 2.

【0026】次に、電子部品の保持方法および電子部品
の製造方法を図4〜図6を参照して説明する。図4は基
板を保持する保持治具の構成を示す斜視図であり、図5
は基板上に素子をダイボンドおよびワイヤボンドにより
取り付ける電子部品の製造手順を示している。
Next, a method for holding electronic components and a method for manufacturing electronic components will be described with reference to FIGS. 4 is a perspective view showing the structure of a holding jig for holding the substrate.
Shows a procedure for manufacturing an electronic component in which an element is mounted on a substrate by die bonding and wire bonding.

【0027】図4において1は金属製の硬質のプレー
ト、2はプレート1の上面に積層した弾性材である。こ
の弾性材は、第2の実施形態で示した構造により導電性
を備えている。後述するように、基板マウント工程で、
弾性材2の表面に、それぞれ電子部品の構成部品である
複数の基板3を配置する。基板3としては、例えばガラ
スエポキシ系等の樹脂基板、アルミナ等のセラミック基
板またはそれらを積層したものなど任意の基板を用いる
ことができる。また、基板3の所定位置に予め受動素子
などの任意の電子部品を搭載しておいてもよい。
In FIG. 4, 1 is a hard metal plate and 2 is an elastic material laminated on the upper surface of the plate 1. This elastic material has conductivity due to the structure shown in the second embodiment. As will be described later, in the substrate mounting process,
On the surface of the elastic material 2, a plurality of substrates 3 each of which is a component of an electronic component are arranged. As the substrate 3, for example, an arbitrary substrate such as a glass epoxy resin substrate, a ceramic substrate such as alumina, or a laminate thereof can be used. Further, an arbitrary electronic component such as a passive element may be mounted in advance at a predetermined position on the substrate 3.

【0028】図5の(a)に示すように、基板マウント
工程では、マウンタを用いて弾性材2の表面の所定位置
に複数の基板3を配置する。このマウンタは、基板など
のワークを所定位置で吸着し、移動させ、必要に応じて
回転させ、所定位置に載置する機能を備えた汎用のマシ
ンである。図中5はマウンタの真空吸着用のノズルを示
している。すなわちマウンタは、複数の基板を収納した
カートリッジから基板を1枚ずつ真空吸着し、その基板
を弾性材2の所定位置に載置する作業を繰り返し行う。
これにより図4に示したように、弾性材2の表面に複数
の基板3を配置する。弾性材2の表面は粘着性を有して
いるため、マウンタが弾性材2の表面に基板を順次載置
するだけで、複数の基板を固定配置することができる。
As shown in FIG. 5A, in the substrate mounting step, a plurality of substrates 3 are arranged at predetermined positions on the surface of the elastic material 2 using a mounter. This mounter is a general-purpose machine having a function of adsorbing a work such as a substrate at a predetermined position, moving it, rotating it as needed, and placing it at a predetermined position. Reference numeral 5 in the drawing denotes a vacuum suction nozzle of the mounter. That is, the mounter repeatedly vacuum-adsorbs substrates one by one from a cartridge containing a plurality of substrates and places the substrates on a predetermined position of the elastic material 2.
Thereby, as shown in FIG. 4, a plurality of substrates 3 are arranged on the surface of the elastic material 2. Since the surface of the elastic material 2 has adhesiveness, a plurality of substrates can be fixedly arranged only by the mounter sequentially mounting the substrates on the surface of the elastic material 2.

【0029】続くダイボンド工程では、図5の(b)に
示すように、基板3の上に半導体チップなどの素子4を
ダイボンドする。図中の17は、素子4を所定位置から
ピックアップして基板上に載置するためのマウンタのノ
ズルである。このダイボンド工程には、素子4を基板3
の所定位置に接着する接着剤を硬化させるための加熱工
程を含む。
In the subsequent die bonding step, as shown in FIG. 5B, the element 4 such as a semiconductor chip is die bonded onto the substrate 3. Reference numeral 17 in the drawing denotes a mounter nozzle for picking up the element 4 from a predetermined position and mounting it on the substrate. In this die-bonding process, the device 4 is mounted on the substrate 3
And a heating step for curing the adhesive that adheres to the predetermined position.

【0030】続くワイヤボンド工程では、(c)に示す
ように、素子4の上面に露出しているボンディングパッ
ドと基板3上に形成している電極との間をボンディング
ワイヤ5で接続する。図中の18はワイヤボンダーのキ
ャピラリイを示している。
In the subsequent wire bonding step, as shown in (c), the bonding pad exposed on the upper surface of the element 4 and the electrode formed on the substrate 3 are connected by the bonding wire 5. Reference numeral 18 in the drawing denotes a capillary of the wire bonder.

【0031】素子4は、例えば半導体素子、圧電素子、
誘電体素子、またはガラス素子などであり、基板上に取
り付けて電気的に接続する素子であれば任意の素子に適
用できる。
The element 4 is, for example, a semiconductor element, a piezoelectric element,
It is a dielectric element, a glass element, or the like, and can be applied to any element as long as it is an element that is mounted on a substrate and electrically connected.

【0032】さらにワイヤボンディングの方法も、例え
ばボールボンディング法やウェッジボンディング法等の
各種ワイヤボンディング法が適用できる。これらのワイ
ヤボンディング工程には、ワイヤーの接合部に対して超
音波を印加する工程を含む。
Further, as the wire bonding method, various wire bonding methods such as a ball bonding method and a wedge bonding method can be applied. These wire bonding processes include a process of applying ultrasonic waves to the wire joints.

【0033】図6は、基板上に素子をバンプ接続により
取り付ける電子部品の製造方法の手順を示している。ま
ず、基板マウント工程では、図6の(a)に示すよう
に、マウンタを用いて弾性材2の表面の所定位置に複数
の基板3を配置する。図中4はマウンタの真空吸着用の
ノズルを示している。
FIG. 6 shows a procedure of a method of manufacturing an electronic component in which an element is mounted on a substrate by bump connection. First, in the substrate mounting step, as shown in FIG. 6A, a plurality of substrates 3 are arranged at predetermined positions on the surface of the elastic material 2 using a mounter. Reference numeral 4 in the figure denotes a vacuum suction nozzle of the mounter.

【0034】続いて(b)に示すように、予めバンプ6
を設けた素子4を基板3上の所定位置にバンプ接合す
る。すなわちフリップチップボンディングする。図中の
19は素子4を位置決めするとともに、超音波を印加す
るコレットである。
Then, as shown in FIG.
The element 4 provided with is bump-bonded to a predetermined position on the substrate 3. That is, flip chip bonding is performed. Reference numeral 19 in the drawing is a collet for positioning the element 4 and applying ultrasonic waves.

【0035】バンプ電極の種類としては、Auバンプ、
半田バンプ、または樹脂バンプなど任意のものを用いる
ことができる。
The types of bump electrodes are Au bumps,
Any one such as a solder bump or a resin bump can be used.

【0036】上記製造工程としては、ダイボンドやワイ
ヤボンド以外に、半導体チップにバンプを取り付ける工
程や、電子部品にキヤップを接着するなどの実装工程に
適用することもできる。また半製品または完成品の特性
測定工程やトリミングなどの調整工程、さらには単なる
保存工程や運搬工程などの種々の工程に適用できる。
In addition to die bonding and wire bonding, the above manufacturing process can also be applied to a process of mounting bumps on a semiconductor chip, or a mounting process of bonding a cap to an electronic component. Further, it can be applied to various processes such as a characteristic measuring process of a semi-finished product or a finished product, an adjusting process such as trimming, and a simple storing process and a transporting process.

【0037】以上に示したように、基板3を弾性材2表
面の粘着力により保持するようにしたため、基板3の位
置バラツキや工程間における移動が防止され、特に基板
マウント工程においてマウンタを利用することにより、
その整列性(ピッチ間隔や回転位置等の安定性)が良好
となり、各工程の自動化における認識エラーが抑制され
る。しかも、弾性材2は導電性を有するため、弾性材2
および基板3が静電気によって帯電したり、基板上に取
り付ける素子に静電気の放電電流が流れたりしない。
As described above, since the substrate 3 is held by the adhesive force of the surface of the elastic material 2, the positional variation of the substrate 3 and the movement between the processes are prevented, and the mounter is used especially in the substrate mounting process. By
The alignment property (stability of pitch interval, rotational position, etc.) is improved, and recognition errors in automation of each process are suppressed. Moreover, since the elastic material 2 has conductivity, the elastic material 2
Also, the substrate 3 is not charged by static electricity, and static electricity discharge current does not flow in the element mounted on the substrate.

【0038】また基板3を押さえ爪などによって押さえ
るための押さえ代を必要としないため、無駄なスペース
がなくなり、電子部品の小型化が容易となる。
Further, since a pressing margin for pressing the substrate 3 with a pressing claw or the like is not required, a useless space is eliminated and the electronic component can be easily downsized.

【0039】また基板3のサイズや配置パターンが異な
っても、共通の保持治具を用いることができるため、製
造コストが削減できる。
Further, even if the size and the layout pattern of the substrate 3 are different, since the common holding jig can be used, the manufacturing cost can be reduced.

【0040】なお、実施形態では、弾性材2の下面に硬
質のプレート1を配置したが、このプレートは必ずしも
設ける必要はない。
In the embodiment, the hard plate 1 is arranged on the lower surface of the elastic member 2, but it is not always necessary to provide this plate.

【0041】[0041]

【発明の効果】請求項1,5に記載の発明によれば、弾
性材による静電気の発生がなく、他からの静電気を速や
かに放出するので、電子部品またはその構成部品に対す
る高電圧の印加または放電時の通電が生じない。そのた
め、生産性および電子部品の信頼性が高まり、製造コス
トも削減できる。
According to the first and fifth aspects of the present invention, since the static electricity is not generated by the elastic material and the static electricity from the other is promptly discharged, a high voltage is applied to the electronic component or its components. Electricity does not occur during discharge. Therefore, the productivity and the reliability of the electronic component are improved, and the manufacturing cost can be reduced.

【0042】請求項2に記載の発明によれば、極微小な
チップ状の部品であっても、弾性材との電気的導通を確
保することができる。
According to the second aspect of the present invention, it is possible to secure the electrical continuity with the elastic material even for a very small chip-shaped component.

【0043】請求項3に記載の発明によれば、弾性材表
面に対する導電性の付与が容易となる。
According to the third aspect of the invention, it becomes easy to impart conductivity to the surface of the elastic material.

【0044】請求項4に記載の発明によれば、弾性材の
導電率が高まり、電流経路長も短縮化されるため、静電
気に対する信頼性がより高まる。
According to the fourth aspect of the present invention, the conductivity of the elastic material is increased and the current path length is also shortened, so that the reliability against static electricity is further improved.

【0045】請求項6に記載の発明によれば、素子を静
電破壊させることなく、基板上に取り付けることがで
き、信頼性の高い電子部品を製造することができる。
According to the sixth aspect of the invention, the element can be mounted on the substrate without electrostatic breakdown, and a highly reliable electronic component can be manufactured.

【図面の簡単な説明】[Brief description of drawings]

【図1】第1の実施形態に係る電子部品の製造方法で用
いる保持治具の構成を示す斜視図
FIG. 1 is a perspective view showing a configuration of a holding jig used in a method for manufacturing an electronic component according to a first embodiment.

【図2】第2の実施形態に係る電子部品の製造方法で用
いる保持治具の構成を示す斜視図
FIG. 2 is a perspective view showing a configuration of a holding jig used in a method of manufacturing an electronic component according to a second embodiment.

【図3】第3の実施形態に係る電子部品の製造方法で用
いる保持治具の構成を示す斜視図
FIG. 3 is a perspective view showing a configuration of a holding jig used in a method of manufacturing an electronic component according to a third embodiment.

【図4】電子部品の保持方法を示す図FIG. 4 is a diagram showing a method of holding electronic components.

【図5】電子部品の製造方法における各工程の状態を示
す図
FIG. 5 is a diagram showing a state of each step in a method of manufacturing an electronic component.

【図6】他の電子部品の製造方法における各工程の状態
を示す図
FIG. 6 is a diagram showing a state of each step in another electronic component manufacturing method.

【図7】従来の電子部品の製造方法で用いる保持治具の
構成を示す斜視図
FIG. 7 is a perspective view showing a configuration of a holding jig used in a conventional method of manufacturing an electronic component.

【符号の説明】[Explanation of symbols]

1−プレート 2−弾性材 3−基板 4−素子 5−ワイヤー 6−バンプ 9−導電体膜 10−導電体 11−トレー 12−キャビテイ 13−押さえ治具 14−孔 15−押さえ爪 16,17−ノズル 18−キャピラリー 19−コレット 1-plate 2- Elastic material 3-substrate 4-element 5-wire 6-bump 9-conductor film 10-conductor 11-tray 12-Cavity 13-Holding jig 14-hole 15-holding claw 16,17-nozzle 18-capillary 19-Colette

フロントページの続き (56)参考文献 特開 昭61−74345(JP,A) 特開 平6−69268(JP,A) 特開 平7−283599(JP,A) 特開 平8−186145(JP,A) 実開 昭61−100136(JP,U) (58)調査した分野(Int.Cl.7,DB名) H01L 21/60 H01L 21/68 Continuation of front page (56) Reference JP-A-61-74345 (JP, A) JP-A-6-69268 (JP, A) JP-A-7-283599 (JP, A) JP-A-8-186145 (JP , A) Actual development Sho 61-100136 (JP, U) (58) Fields investigated (Int.Cl. 7 , DB name) H01L 21/60 H01L 21/68

Claims (6)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 少なくとも表面部が粘着性と導電性を有
する弾性材を備え、該弾性材表面の粘着力により電子部
品または電子部品の構成部品を保持する保持治具。
1. A holding jig which has an elastic material having adhesiveness and conductivity at least on the surface thereof and holds an electronic component or a component of the electronic component by the adhesive force of the surface of the elastic material.
【請求項2】 前記弾性材に導電性材料を添加して前記
導電性をもたせた請求項1に記載の保持治具。
2. The holding jig according to claim 1, wherein a conductive material is added to the elastic material so as to have the conductivity.
【請求項3】 前記弾性材の表面に導電性材料による配
線を施して前記導電性をもたせた請求項1に記載の保持
治具。
3. The holding jig according to claim 1, wherein wiring is provided on the surface of the elastic material by a conductive material so as to have the conductivity.
【請求項4】 前記弾性材の表面に露出する導電性材料
による配線を前記弾性材の内部に施して前記導電性をも
たせた請求項1に記載の保持治具。
4. The holding jig according to claim 1, wherein wiring made of a conductive material exposed on the surface of the elastic material is provided inside the elastic material so as to have the conductivity.
【請求項5】 少なくとも表面部が粘着性と導電性を示
す弾性材を有する保持治具を用い、前記弾性材の表面
に、該表面の粘着力により電子部品または電子部品の構
成部品を保持する保持治具の保持方法。
5. A holding jig having an elastic material having adhesiveness and conductivity at least on its surface is used to hold an electronic component or a component of the electronic component on the surface of the elastic material by the adhesive force of the surface. How to hold the holding jig.
【請求項6】 基板上に素子を取り付けて電気的接続す
る取付工程を含む電子部品の製造方法であって、 少なくとも表面部が粘着性と導電性を示す弾性材を有す
る保持治具を用い、前記弾性材の表面に、該表面の粘着
力により前記基板を保持した状態で前記取付工程を実行
する電子部品の製造方法。
6. A method of manufacturing an electronic component, including a mounting step of mounting an element on a substrate and electrically connecting the element, wherein a holding jig having an elastic material at least a surface portion of which is adhesive and conductive is used, A method of manufacturing an electronic component, wherein the mounting step is performed on the surface of the elastic material while the substrate is held by the adhesive force of the surface.
JP29157699A 1999-10-13 1999-10-13 Electronic component holding jig, holding method, and electronic component manufacturing method Expired - Lifetime JP3508649B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP29157699A JP3508649B2 (en) 1999-10-13 1999-10-13 Electronic component holding jig, holding method, and electronic component manufacturing method
DE2000166482 DE10066482B3 (en) 1999-10-13 2000-10-12 Method for producing electronic components
KR10-2000-0059987A KR100367056B1 (en) 1999-10-13 2000-10-12 Holding jig for electronic parts, holding method therefor, and manufacturing method for electronic parts
DE2000150601 DE10050601B4 (en) 1999-10-13 2000-10-12 Holding device for electronic components and holding method for such components
US09/689,774 US7624492B1 (en) 1999-10-13 2000-10-13 Method for manufacturing electronic parts
US12/574,537 US8726494B2 (en) 1999-10-13 2009-10-06 Holding jig for electronic parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29157699A JP3508649B2 (en) 1999-10-13 1999-10-13 Electronic component holding jig, holding method, and electronic component manufacturing method

Publications (2)

Publication Number Publication Date
JP2001110847A JP2001110847A (en) 2001-04-20
JP3508649B2 true JP3508649B2 (en) 2004-03-22

Family

ID=17770721

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29157699A Expired - Lifetime JP3508649B2 (en) 1999-10-13 1999-10-13 Electronic component holding jig, holding method, and electronic component manufacturing method

Country Status (1)

Country Link
JP (1) JP3508649B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4516008B2 (en) * 2005-12-12 2010-08-04 信越ポリマー株式会社 Manufacturing method of holding jig
JP4516015B2 (en) * 2005-12-28 2010-08-04 信越ポリマー株式会社 Holding jig and conductive paste coating apparatus
JP5234641B2 (en) * 2009-02-24 2013-07-10 信越ポリマー株式会社 Holding tray, printing jig, and printing method
WO2023008086A1 (en) * 2021-07-29 2023-02-02 信越ポリマー株式会社 Method for producing adhesive holding jig

Also Published As

Publication number Publication date
JP2001110847A (en) 2001-04-20

Similar Documents

Publication Publication Date Title
JP4135565B2 (en) Electronic circuit device and manufacturing method thereof
EP0701278B1 (en) Semiconductor device and method for manufacturing same
US7250355B2 (en) Multilayered circuit substrate, semiconductor device and method of producing same
JP2002353369A (en) Semiconductor package and its manufacturing method
JP5615936B2 (en) Panel-based leadframe packaging method and apparatus
JP2002280480A (en) Method for fabricating circuit device
US10867952B2 (en) Semiconductor structure and manufacturing method thereof
EP0623954B1 (en) Molded plastic packaging of electronic devices
US8726494B2 (en) Holding jig for electronic parts
JPH07321244A (en) Electronic part, and manufacture of electronic part
JP3508649B2 (en) Electronic component holding jig, holding method, and electronic component manufacturing method
EP1035577A1 (en) Wiring substrate, method of manufacture thereof, and semiconductor device
JP3538705B2 (en) Manufacturing method of electronic components
JP2005311043A (en) Semiconductor device and inspection method, and device therefor
JP3964515B2 (en) Semiconductor device cutting and separating method
JP3649064B2 (en) Manufacturing method of semiconductor device
JP2003046055A (en) Planar body, lead frame, and method for manufacturing semiconductor device
JP3600132B2 (en) Circuit device manufacturing method
JP3600133B2 (en) Circuit device manufacturing method
TWI469231B (en) Manufacturing method for a chip packaging structure
JP2002076238A (en) Manufacturing method for circuit device
JP2000012608A (en) Manufacture of semiconductor device
JPH11195682A (en) Method for forming bonding agent layer and manufacture of semiconductor device
JP2001160565A (en) Method of manufacturing semiconductor device
JPH10107171A (en) Manufacture of semiconductor device

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20031215

R150 Certificate of patent or registration of utility model

Ref document number: 3508649

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090109

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090109

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100109

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110109

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110109

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120109

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120109

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130109

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140109

Year of fee payment: 10

EXPY Cancellation because of completion of term