JP3478663B2 - Switching power supply - Google Patents
Switching power supplyInfo
- Publication number
- JP3478663B2 JP3478663B2 JP10316696A JP10316696A JP3478663B2 JP 3478663 B2 JP3478663 B2 JP 3478663B2 JP 10316696 A JP10316696 A JP 10316696A JP 10316696 A JP10316696 A JP 10316696A JP 3478663 B2 JP3478663 B2 JP 3478663B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- phase
- power factor
- current
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
- Y02E40/30—Reactive power compensation
Landscapes
- Power Conversion In General (AREA)
- Supply And Distribution Of Alternating Current (AREA)
- Rectifiers (AREA)
- Dc-Dc Converters (AREA)
Description
【発明の詳細な説明】
【0001】
【発明の属する分野】本発明は、三相入力力率改善付ス
イッチング電源に於ける、整流器出力の商用リップル電
流を低減するための回路に関するものである。
【0002】
【従来の技術】図1は、従来の三相入力力率改善付整流
器の回路構成を示す。図において、三相交流電源1の各
線間U−V、V−W、W−Uに、それぞれ単相入力力率
改善付コンバ−タ2a、2b、2cを接続し、その出力
端を並列に接続して、三相入力力率改善付整流器を構成
している。
【0003】このとき、三相交流電源1の各相の電流I
U、IV、IWは、端相入力力率改善付コンバ−タの入力
電流IU-V、IV-W、IW-Uの和となりIU=IU-V+IW-
U、IV=IV-W+IU-V、IW=IW-U+IV-Wとなる。
(2)
【0004】図2は、1つの単相入力力率改善付コンバ
−タを示し、2a、2b、2cは、全て同じ回路構成で
ある。また、2a、2b、2cは、それぞれ線間電圧V
U-V、VV-W、VW-Uを入力電圧Vinとしている。
【0005】図2において、電力変換方式はフォワ−ド
コンバ−タ方式であり、その制御は、入力電流検出器1
1で検出した入力電流Iinと、入力電圧Vinをパルス発
振器13に入力する。
【0006】入力電圧Vinを基準波形として、入力電流
Iinが前記基準波形と同位相で相似な波形になるように
パルス幅を制御し、パルス信号を駆動回路12を通し
て、スイッチング素子8に印加し、スイッチング素子8
をON、OFF動作させる。
【0007】スイッチング素子8は、平滑されていない
入力電圧Vinをスイッチングしているため、トランス6
−2には、全波整流した入力電圧Vinのトランス6の巻
数n倍の電圧が印加されている。そのため出力側には、
商用の2倍の周期(100HZ)のリップル電流が流れ
る事になる。
【0008】図1で、単相入力力率改善付コンバ−タ2
a、2b、2cは出力が並列接続されていて、2a、2
b、2cの入力電圧VU-V、VV-W、VW-Uは、それぞれ
2π/3(rad)の位相差がある。そのため、出力に
は図4に示す様に300HZのリップル電流が流れるこ
とになる。
【0009】
【発明の目的】三相入力の整流器が通信機等の電源とし
て使用される場合に、整流器の出力に現われる商用のリ
ップル電流は雑音として通信機等に悪影響を及ぼす。
(3)
従来は、整流器の出力側に商用リアクトルを付加した
り、出力電解コンデンサの容量を増大する方法などがあ
るが、効率、コスト、実装の面で問題がある。
【0010】また、図3には、入力電圧Vin、入力電流
Iinの波形を示す。図2の電力変換方式はフォワ−ドコ
ンバ−タ方式であるため、出力電圧V0がトランス6を
介して、入力側にV0/nで換算される。(nはトラン
ス6の巻数比である。)
【0011】このとき、入力電流Iinの流れる導通角θ
は、入力電圧VinがV0/nより高い期間であり、図1
の各相電流Iu、IV、IWが(rad)の導通角を得る
には、θ≧2π/3(rad)である。このため、入力
電圧Vinをパルス発振器3に入力し、導通角が2π/3
となるよう波形整形する。
【0012】図4に、入力電流Iin(図中はIU-Vおよ
びIU-Wのみ記載)と出力リップル電流の波形を示す。
出力リップル電流は、図1の2a、2b、2cの入力電
流IU-V、IV-W、IW-Uの重なる点でピ−ク値となる。
(図4ではa点でIU-VとIW-Uが重なっている。)
【0013】
【実施例】図5に、本発明の出力リップル電流の低減回
路の実施例を示す。図5に示した回路は、図2に示した
従来の単相入力力率改善回路と、基本的な構成は、同じ
であり記号も同じである。
【0014】図5は、図2に16及び17を付加したも
のである。17は、三相交流電源の各相電圧であり、1
6は各相電圧を全波整流して、リップル成分のみを検出
する回路である。
(4)
【0015】リップル成分検出器16で検出されたリッ
プル成分は、入力電圧Vinを入力したパルス発振器13
内で加算され、基準電圧となる。この基準電圧に、入力
電流Iinが同位相、相似波形となるように制御する。
【0016】図6に、リップル成分検出器16で検出さ
れたリップル成分を(a)、入力電圧Vinを導通角が2
π/3に波形整形したものを(b)、パルス発振器13
内で(a)、(b)を加算した波形を(c)に示す。
【0017】図1で、単相入力力率改善付コンバ−タ2
a、2b、2cを図5の回路で構成した場合、出力リッ
プル電流は、図7の太線のように低減される。
【0018】
【効果の説明】本発明によって、三相入力スイッチング
電源の力率改善を行うと共に、出力商用リップル電流が
低減することができる。Description: BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a circuit for reducing a commercial ripple current at the output of a rectifier in a switching power supply with three-phase input power factor correction. FIG. 1 shows a circuit configuration of a conventional rectifier with three-phase input power factor correction. In the figure, converters 2a, 2b and 2c with single-phase input power factor correction are connected to the respective lines UV, VW and WU of the three-phase AC power supply 1, and their output terminals are connected in parallel. Connected to form a rectifier with three-phase input power factor improvement. At this time, the current I of each phase of the three-phase AC power supply 1 is
U, IV, and IW are the sums of the input currents IU-V, IV-W, and IW-U of the converter with end-phase input power factor correction, and IU = IU-V + IW-.
U, IV = IV-W + IU-V, IW = IW-U + IV-W. (2) FIG. 2 shows one converter having a single-phase input power factor improvement, wherein 2a, 2b and 2c all have the same circuit configuration. 2a, 2b, and 2c are line voltage V, respectively.
UV, VV-W, and VW-U are input voltages Vin. In FIG. 2, the power conversion system is a forward converter system, and its control is performed by an input current detector 1.
The input current Iin and the input voltage Vin detected in step 1 are input to the pulse oscillator 13. Using the input voltage Vin as a reference waveform, the pulse width is controlled so that the input current Iin has the same phase and a similar waveform as the reference waveform, and a pulse signal is applied to the switching element 8 through the drive circuit 12; Switching element 8
Is turned ON and OFF. Since the switching element 8 switches the input voltage Vin which is not smoothed, the switching element 8
To -2, a voltage n times the number of turns of the transformer 6 of the full-wave rectified input voltage Vin is applied. Therefore, on the output side,
Ripple current of twice the cycle (100 Hz) of the commercial flows. FIG. 1 shows a converter 2 with a single-phase input power factor improvement.
a, 2b, and 2c have outputs connected in parallel;
The input voltages VU-V, VV-W, and VW-U of b and 2c each have a phase difference of 2π / 3 (rad). Therefore, a ripple current of 300 Hz flows in the output as shown in FIG. When a three-phase input rectifier is used as a power source for a communication device or the like, commercial ripple current appearing at the output of the rectifier adversely affects the communication device or the like as noise. (3) Conventionally, there is a method of adding a commercial reactor to the output side of the rectifier or increasing the capacity of the output electrolytic capacitor, but there are problems in efficiency, cost, and mounting. FIG. 3 shows waveforms of the input voltage Vin and the input current Iin. Since the power conversion system shown in FIG. 2 is a forward converter system, the output voltage V0 is converted to V0 / n on the input side via the transformer 6. (N is the turns ratio of the transformer 6.) At this time, the conduction angle θ at which the input current Iin flows is
FIG. 1 shows a period during which the input voltage Vin is higher than V0 / n.
In order to obtain a conduction angle of (rad) for each of the phase currents Iu, IV, and IW, θ ≧ 2π / 3 (rad). Therefore, the input voltage Vin is input to the pulse oscillator 3 and the conduction angle is 2π / 3.
Shape the waveform so that FIG. 4 shows the waveforms of the input current Iin (only IU-V and IU-W are shown in the figure) and the output ripple current.
The output ripple current has a peak value at a point where the input currents IU-V, IV-W and IW-U of 2a, 2b and 2c in FIG. 1 overlap.
(In FIG. 4, IU-V and IW-U overlap at point a.) FIG. 5 shows an embodiment of an output ripple current reduction circuit according to the present invention. The basic configuration of the circuit shown in FIG. 5 is the same as that of the conventional single-phase input power factor improving circuit shown in FIG. FIG. 5 is obtained by adding 16 and 17 to FIG. Reference numeral 17 denotes each phase voltage of the three-phase AC power supply,
Reference numeral 6 denotes a circuit for performing full-wave rectification of each phase voltage and detecting only a ripple component. (4) The ripple component detected by the ripple component detector 16 corresponds to the pulse oscillator 13 to which the input voltage Vin is input.
Within the range, and becomes the reference voltage. Control is performed such that the input current Iin has the same phase and similar waveform with respect to this reference voltage. FIG. 6A shows the ripple component detected by the ripple component detector 16 and FIG.
The waveform shaped to π / 3 is (b), and the pulse oscillator 13
The waveform obtained by adding (a) and (b) is shown in (c). FIG. 1 shows a converter 2 with a single-phase input power factor improvement.
When a, b, and c are configured by the circuit of FIG. 5, the output ripple current is reduced as shown by the thick line in FIG. According to the present invention, the power factor of a three-phase input switching power supply can be improved and the output commercial ripple current can be reduced.
【図面の簡単な説明】
【図1】三相入力力率改善付コンバ−タ。
【図2】単相入力力率改善付コンバ−タ。
【図3】単相入力力率改善付コンバ−タの入力電圧Vi
n、入力電流Iinの波形。
【図4】三相入力力率改善付コンバ−タの出力リップル
電流波形。
【図5】出力リップル電流を低減するための本発明の単
相入力力率改善付コンバ−タ。
【図6】出力リップル電流を低減するための本発明回路
の基準電圧波形。
(5)
【図7】出力リップル電流を低減した本発明回路の波
形。
【符号の説明】
1 三相交流電源
2a、2b、2c 単相入力力率改善付コンバ−タ
3 負荷
4 整流ダイオ−ド
5 入力コンデンサ
6 トランス
7 出力整流ダイオ−ド
8 出力転流ダイオ−ド
9 出力チョ−ク
10 出力電解コンデンサ
11 入力電流検出器
12 駆動回路
13 パルス発振器
14 誤差増幅器
15 誤差増幅器リファレンス電圧
16 リップル成分検出器
17 三相交流相電圧検出器BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a converter with three-phase input power factor improvement. FIG. 2 is a converter with a single-phase input power factor improvement. FIG. 3 shows the input voltage Vi of a converter with a single-phase input power factor improvement.
n, input current Iin waveform. FIG. 4 is an output ripple current waveform of a converter with three-phase input power factor improvement. FIG. 5 is a converter with a single-phase input power factor improvement of the present invention for reducing an output ripple current. FIG. 6 is a reference voltage waveform of the circuit of the present invention for reducing the output ripple current. (5) FIG. 7 is a waveform of the circuit of the present invention in which the output ripple current is reduced. [Description of Signs] 1 Three-phase AC power supply 2a, 2b, 2c Converter with single-phase input power factor improvement 3 Load 4 Rectifier diode 5 Input capacitor 6 Transformer 7 Output rectifier diode 8 Output commutation diode Reference Signs List 9 output choke 10 output electrolytic capacitor 11 input current detector 12 drive circuit 13 pulse oscillator 14 error amplifier 15 error amplifier reference voltage 16 ripple component detector 17 three-phase AC phase voltage detector
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H02M 7/217 H02J 3/18 H02M 1/14 H02M 3/28 ──────────────────────────────────────────────────続 き Continued on the front page (58) Field surveyed (Int.Cl. 7 , DB name) H02M 7/217 H02J 3/18 H02M 1/14 H02M 3/28
Claims (1)
ンバータを設けて、三相入力の力率改善を行うスイッチ
ング電源であって、前記各相の単相入力力率改善付コン
バータが、直流入力電圧と直流入力電流をパルス発振器
に入力し、前記入力電圧を基準波形として、前記直流入
力電流が前記直流入力電圧と同位相で相似波形となる様
に、前記パルス発振器を制御する事によって商用入力電
流の力率改善を行う三相入力のスイッチング電源に於い
て、前記三相入力の各相電圧を全波整流して、リップル
成分のみを検出し、このリップル成分を、前記直流入力
電圧に前記パルス発振器内で加算した波形を基準波形と
して、前記直流入力電流が該基準波形と同位相で相似波
形となる様に前記パルス発振器を制御して力率改善を行
うと共に、出力商用リップル電流を低減する事を特徴と
する三相入力のスイッチング電源。(57) [Claim 1] A switching power supply for improving a power factor of a three-phase input by providing a converter with a single-phase input power factor correction for each phase of a three-phase input. A single-phase input power factor improving converter of a phase inputs a DC input voltage and a DC input current to a pulse oscillator, and uses the input voltage as a reference waveform, and the DC input current has a similar waveform in phase with the DC input voltage. Thus, in a three-phase input switching power supply that improves the power factor of a commercial input current by controlling the pulse oscillator , each phase voltage of the three-phase input is subjected to full-wave rectification, and a ripple is generated.
The pulse generator detects only the component and adds the ripple component to the DC input voltage in the pulse oscillator as a reference waveform, and the pulse oscillator is configured such that the DC input current has the same phase and a similar waveform as the reference waveform. A three-phase input switching power supply characterized by controlling the power factor to improve the power factor and reducing the output commercial ripple current.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10316696A JP3478663B2 (en) | 1996-03-29 | 1996-03-29 | Switching power supply |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10316696A JP3478663B2 (en) | 1996-03-29 | 1996-03-29 | Switching power supply |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09271172A JPH09271172A (en) | 1997-10-14 |
JP3478663B2 true JP3478663B2 (en) | 2003-12-15 |
Family
ID=14346932
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10316696A Expired - Lifetime JP3478663B2 (en) | 1996-03-29 | 1996-03-29 | Switching power supply |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3478663B2 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3687528B2 (en) * | 2000-11-15 | 2005-08-24 | 松下電工株式会社 | Power supply device and discharge lamp lighting device |
CN103887957B (en) * | 2014-03-04 | 2016-03-02 | 东莞市脉拓表面处理科技有限公司 | A kind of device that can reduce high-frequency rectification power-supply ripple coefficient |
-
1996
- 1996-03-29 JP JP10316696A patent/JP3478663B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH09271172A (en) | 1997-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8188693B2 (en) | DC bus boost method and system for regenerative brake | |
Afsharian et al. | The optimal PWM modulation and commutation scheme for a three-phase isolated buck matrix-type rectifier | |
US6556462B1 (en) | High power factor converter with a boost circuit having continuous/discontinuous modes | |
US10003272B2 (en) | Three-phase/single-phase matrix converter | |
US20100226159A1 (en) | Very High Efficiency Three Phase Power Converter | |
Ahmed | Modeling and simulation of ac–dc buck-boost converter fed dc motor with uniform PWM technique | |
Lee et al. | A dead-beat control for bridgeless inverter systems to reduce the distortion of grid current | |
JP3324645B2 (en) | AC-DC converter | |
US5847944A (en) | Robust, harmonic-injection system for single-switch, three-phase, discontinuous-conduction-mode boost rectifiers | |
Maswood et al. | A novel suppressed-link rectifier-inverter topology with near unity power factor | |
JPS62233069A (en) | Motor controller | |
JP2000188867A (en) | Converter circuit and device for controlling dc voltage | |
JP3478663B2 (en) | Switching power supply | |
JP3584686B2 (en) | Voltage source power conversion circuit | |
JP2704519B2 (en) | DC power supply | |
JP3193809B2 (en) | Three-phase rectifier | |
JP2628059B2 (en) | DC power supply | |
JPH09261963A (en) | Converter circuit | |
JP2784951B2 (en) | Power supply | |
JPH0789742B2 (en) | Power converter | |
JP2676070B2 (en) | DC power supply | |
JPH0667198B2 (en) | Power converter | |
JP2566579B2 (en) | Power converter | |
JP2580108B2 (en) | Power converter | |
JP3396126B2 (en) | Control device for power converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071003 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081003 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091003 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091003 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101003 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101003 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111003 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111003 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121003 Year of fee payment: 9 |