JP3435637B2 - Electronic component manufacturing method - Google Patents

Electronic component manufacturing method

Info

Publication number
JP3435637B2
JP3435637B2 JP2000193298A JP2000193298A JP3435637B2 JP 3435637 B2 JP3435637 B2 JP 3435637B2 JP 2000193298 A JP2000193298 A JP 2000193298A JP 2000193298 A JP2000193298 A JP 2000193298A JP 3435637 B2 JP3435637 B2 JP 3435637B2
Authority
JP
Japan
Prior art keywords
cavity
piezoelectric
electronic component
exterior resin
solder resist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000193298A
Other languages
Japanese (ja)
Other versions
JP2002016464A (en
Inventor
哲夫 細川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP2000193298A priority Critical patent/JP3435637B2/en
Priority to KR10-2001-0036551A priority patent/KR100394453B1/en
Priority to CNB011226633A priority patent/CN1161833C/en
Publication of JP2002016464A publication Critical patent/JP2002016464A/en
Application granted granted Critical
Publication of JP3435637B2 publication Critical patent/JP3435637B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/15Constructional features of resonators consisting of piezoelectric or electrostrictive material
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/02Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
    • H03H3/04Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks for obtaining desired frequency or temperature coefficient
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H3/00Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
    • H03H3/007Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
    • H03H3/08Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
    • H03H3/10Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves for obtaining desired frequency or temperature coefficient
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/02Details
    • H03H9/05Holders; Supports
    • H03H9/10Mounting in enclosures
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、例えばエネルギー
閉じ込め型圧電共振子のような振動を妨げないための空
洞が外装樹脂層中に設けられている電子部品の製造方法
に関し、より詳細には、空洞形成方法が改良された電子
部品の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing an electronic component, such as an energy trapping type piezoelectric resonator, in which a cavity for preventing vibration is provided in an exterior resin layer, and more specifically, The present invention relates to a method for manufacturing an electronic component having an improved cavity forming method.

【0002】[0002]

【従来の技術】従来、共振子や帯域フィルタとして、エ
ネルギー閉じ込め型の圧電共振部品が広く用いられてい
る。エネルギー閉じ込め型の圧電共振部品では、圧電振
動部の振動を妨げないようにパッケージを構成する必要
がある。そこで、外装樹脂層を有する圧電共振部品で
は、圧電振動部の振動を妨げないための空洞が外装樹脂
層内に形成されている。
2. Description of the Related Art Conventionally, energy trap type piezoelectric resonance components have been widely used as resonators and bandpass filters. In the energy trap type piezoelectric resonance component, it is necessary to configure the package so as not to disturb the vibration of the piezoelectric vibrating portion. Therefore, in the piezoelectric resonance component having the exterior resin layer, a cavity for preventing the vibration of the piezoelectric vibrating portion is formed in the exterior resin layer.

【0003】上記のような空洞を有する圧電共振部品の
製造に際しては、まず、圧電基板の両主面に振動電極及
び振動電極に連ねられた引出し電極を形成する。このよ
うにして得られた圧電共振素子に、リード端子を接合す
る。次に、圧電振動部に、ワックスを付与する。次に、
外装樹脂を付与し、加熱により硬化させる。この外装樹
脂の加熱硬化時に、ワックスが外装樹脂側に吸収され、
空洞が形成される。
In manufacturing a piezoelectric resonance component having a cavity as described above, first, a vibrating electrode and a lead electrode connected to the vibrating electrode are formed on both main surfaces of a piezoelectric substrate. A lead terminal is bonded to the piezoelectric resonant element obtained in this way. Next, wax is applied to the piezoelectric vibrating portion. next,
An exterior resin is applied and cured by heating. At the time of heat curing of this exterior resin, the wax is absorbed by the exterior resin side,
A cavity is formed.

【0004】ところで、圧電共振部品では、中心周波数
のばらつきを小さくすることが求められている。従っ
て、周波数調整を図るためにソルダーレジストインクな
どの有機材料を圧電共振素子の振動電極上に塗布する方
法が用いられている。
By the way, in the piezoelectric resonance component, it is required to reduce the variation of the center frequency. Therefore, in order to adjust the frequency, a method of applying an organic material such as a solder resist ink on the vibrating electrode of the piezoelectric resonance element is used.

【0005】上記ソルダーレジストインクを振動電極上
に塗布する場合には、空洞形成用のワックスはソルダー
レジストインクを付与した後にソルダーレジストインク
上に塗布されることになる。
When the solder resist ink is applied on the vibrating electrode, the cavity forming wax is applied on the solder resist ink after applying the solder resist ink.

【0006】[0006]

【発明が解決しようとする課題】前述したように、塗布
されたワックスは、外装樹脂の熱硬化時に溶融し、外装
樹脂に毛細管現象により吸収されていく。しかしなが
ら、ソルダーレジストインク上にワックスが塗布されて
いる場合には、溶融ワックスとソルダーレジストインク
との濡れ性が悪く、ワックスの外装樹脂側への吸収が不
完全となりがちであった。そのため、外装樹脂を熱硬化
し、外装樹脂層を形成した後において、ワックスの一部
がソルダーレジストインクを介して振動電極上に残留
し、電気的特性が低下することがあった。
As described above, the applied wax is melted at the time of thermosetting of the exterior resin and absorbed by the exterior resin by the capillary phenomenon. However, when wax is applied on the solder resist ink, the wettability between the molten wax and the solder resist ink is poor, and the absorption of the wax on the exterior resin side tends to be incomplete. Therefore, after the exterior resin is thermoset to form the exterior resin layer, a part of the wax may remain on the vibrating electrode via the solder resist ink, and the electrical characteristics may deteriorate.

【0007】上記のような問題は、環境の変動や外装樹
脂材料自体の変動等により生じるが、ソルダーレジスト
インクが付与された圧電共振部品の比率が高いため、圧
電共振部品の歩溜まりの低下の大きな原因となってい
た。
The above-mentioned problems occur due to changes in the environment, changes in the exterior resin material itself, and the like. However, since the ratio of the piezoelectric resonance parts to which the solder resist ink is applied is high, the yield of the piezoelectric resonance parts is reduced. It was a big cause.

【0008】本発明の目的は、上述した従来技術の欠点
を解消し、ソルダーレジストインクなどの有機材料を用
いて周波数調整を行った場合においても、外装樹脂層に
空洞形成材を確実に吸収させることができ、空洞形成材
の残留を効果的に抑制し得る電子部品の製造方法を提供
することにある。
The object of the present invention is to solve the above-mentioned drawbacks of the prior art, and to ensure that the exterior resin layer absorbs the cavity forming material even when the frequency is adjusted using an organic material such as solder resist ink. An object of the present invention is to provide a method for manufacturing an electronic component, which is capable of effectively suppressing the residual cavity forming material.

【0009】[0009]

【課題を解決するための手段】本発明の広い局面によれ
ば、加熱硬化時に空洞形成材を吸収することにより形成
された空洞を有する外装樹脂層を備える電子部品の製造
方法であって、電子部品素子を用意する工程と、前記電
子部品素子の外周面の少なくとも一部にソルダーレジス
トインク層を形成する工程と、前記ソルダーレジストイ
ンク層上において、少なくとも前記空洞が形成される領
域にソルダーレジストインクに対する濡れ性が空洞形成
材よりも高く、外装樹脂の熱硬化時に外装樹脂層に吸収
される材料を付与する工程と、前記空洞が形成される領
域において外装樹脂の熱硬化に際して吸収される空洞形
成材を付与する工程と、前記空洞形成材を付与した後
に、電子部品素子の外表面を覆うように外装樹脂を塗布
し、加熱により硬化させる工程とを備えることを特徴と
する、電子部品の製造方法が提供される。
According to a broad aspect of the present invention, there is provided a method of manufacturing an electronic component comprising an exterior resin layer having a cavity formed by absorbing a cavity forming material during heat curing. A step of preparing a component element, a step of forming a solder resist ink layer on at least a part of an outer peripheral surface of the electronic component element, and a step of forming a solder resist ink on at least a region where the cavity is formed on the solder resist ink layer. A step of applying a material having a higher wettability to the exterior resin layer than the cavity-forming material when the exterior resin is heat-cured, and forming a cavity that is absorbed during the heat-curing of the exterior resin in the region where the cavity is formed. Step of applying the material, and after applying the cavity forming material, apply the exterior resin so as to cover the outer surface of the electronic component element, and cure by heating. Characterized in that it comprises a step of manufacturing method of an electronic component is provided.

【0010】本発明の特定の局面では、ソルダーレジス
トインクに対する濡れ性が空洞形成材よりも高く、かつ
外装樹脂の熱硬化に際して吸収される材料として、非イ
オン性のハロゲン系活性剤を含むフラックスが用いられ
る。このような非イオン性のハロゲン性活性剤として
は、例えば、ハロゲン化芳香族炭化水素などをを挙げる
ことができる。
In a particular aspect of the present invention, the wettability with respect to the solder resist ink is higher than that of the cavity forming material, and a flux containing a nonionic halogen-based activator is used as the material that is absorbed when the exterior resin is thermally cured. Used. Examples of such nonionic halogen activator include halogenated aromatic hydrocarbons.

【0011】また、本発明の特定の局面では、上記電子
部品素子が、圧電基板と、圧電基板を介して対向するよ
うに形成された第1,第2の振動電極とを備える圧電共
振素子であり、第1,第2の振動電極が対向している部
分がエネルギー閉じ込め型の圧電振動部を構成してお
り、該圧電振動部の振動を妨げないように上記空洞が形
成される。
Further, according to a particular aspect of the present invention, the electronic component element is a piezoelectric resonance element including a piezoelectric substrate and first and second vibrating electrodes formed so as to face each other with the piezoelectric substrate interposed therebetween. The portion where the first and second vibrating electrodes face each other constitutes an energy trap type piezoelectric vibrating portion, and the cavity is formed so as not to interfere with the vibration of the piezoelectric vibrating portion.

【0012】また、本発明のさらに、特定の局面では、
振動電極に連ねられた引出し電極がさらに備えられてお
り、ソルダーレジストインクが、圧電振動部だけでな
く、上記引出し電極にも至るように付与される。
Further, in a further specific aspect of the present invention,
A lead electrode connected to the vibrating electrode is further provided, and the solder resist ink is applied so as to reach the lead electrode as well as the piezoelectric vibrating portion.

【0013】[0013]

【発明の実施の形態】以下、図面を参照しつつ、本発明
の具体的な実施例を説明することにより、本発明を明ら
かにする。
BEST MODE FOR CARRYING OUT THE INVENTION The present invention will be clarified by describing specific embodiments of the present invention with reference to the drawings.

【0014】図1〜図4を参照して、本発明の一実施例
に係る圧電共振部品の製造方法を説明する。まず、図1
(a)に示す圧電共振素子1を用意する。圧電共振素子
1はバンドパスフィルタを構成するものであり、矩形板
状の圧電基板2を有する。圧電基板2は、チタン酸ジル
コンサ鉛系セラミックスのような圧電セラミックス、あ
るいは水晶などの圧電単結晶により構成される。
A method of manufacturing a piezoelectric resonance component according to an embodiment of the present invention will be described with reference to FIGS. First, Fig. 1
The piezoelectric resonance element 1 shown in (a) is prepared. The piezoelectric resonance element 1 constitutes a bandpass filter, and has a rectangular plate-shaped piezoelectric substrate 2. The piezoelectric substrate 2 is composed of piezoelectric ceramics such as lead zirconsa titanate-based ceramics or piezoelectric single crystals such as quartz.

【0015】圧電基板2の上面には、第1,第2の圧電
振動部3,4が構成されている。圧電振動部3では、圧
電基板2の上面において、ギャップを隔てて、一対の第
1の振動電極3a,3bが形成されている。図2に底面
図で示すように、圧電基板2の下面には、振動電極3
a,3bと対向する位置に、第2の振動電極3cが形成
されている。
First and second piezoelectric vibrating portions 3 and 4 are formed on the upper surface of the piezoelectric substrate 2. In the piezoelectric vibrating portion 3, a pair of first vibrating electrodes 3a and 3b are formed on the upper surface of the piezoelectric substrate 2 with a gap therebetween. As shown in the bottom view of FIG. 2, the vibrating electrode 3 is formed on the lower surface of the piezoelectric substrate 2.
A second vibrating electrode 3c is formed at a position facing a and 3b.

【0016】同様に、第2の圧電振動部4においては、
圧電基板2の上面に一対の第1の振動電極4a,4bが
形成されており、圧電基板2の下面に振動電極4a,4
bと対向するように第2の振動電極4cが形成されてい
る。
Similarly, in the second piezoelectric vibrating section 4,
A pair of first vibrating electrodes 4a and 4b are formed on the upper surface of the piezoelectric substrate 2, and vibrating electrodes 4a and 4b are formed on the lower surface of the piezoelectric substrate 2.
A second vibrating electrode 4c is formed so as to face b.

【0017】振動電極3bに連ねられた引出し電極3d
が形成されている。また、振動電極3a,4aは、接続
導電部5により電気的に接続されている。接続導電部5
には、容量電極6が接続されている。
Extraction electrode 3d connected to vibration electrode 3b
Are formed. Further, the vibrating electrodes 3a and 4a are electrically connected by the connection conductive portion 5. Connection conductive part 5
The capacitor electrode 6 is connected to the.

【0018】第2の圧電振動部4では、接続導電部5に
振動電極4aが接続されている。また、振動電極4bに
連ねられた引出し電極4dが形成されている。圧電基板
2の下面においては、第2の振動電極3c,4cが接続
導電部7により電気的に接続されており、かつ接続導電
部7に容量電極8が電気的に接続されている。容量電極
8は、圧電基板2を介して容量電極6と対向されてお
り、それによって中継容量を構成している。
In the second piezoelectric vibrating portion 4, the vibrating electrode 4a is connected to the connecting conductive portion 5. Further, an extraction electrode 4d connected to the vibrating electrode 4b is formed. On the lower surface of the piezoelectric substrate 2, the second vibrating electrodes 3c and 4c are electrically connected by the connecting conductive portion 7, and the capacitive electrode 8 is electrically connected to the connecting conductive portion 7. The capacitance electrode 8 is opposed to the capacitance electrode 6 via the piezoelectric substrate 2, and thereby constitutes a relay capacitance.

【0019】本実施例では、まず、圧電基板2の上面及
び下面に上記各電極が形成された圧電共振素子1を用意
する。次に、周波数調整を図るために、第1,第2の圧
電振動部3,4を覆うようにソルダーレジストインク層
9a,9bを形成する。図1(a)に示すように、ソル
ダーレジストインク層9a,9bは、第1,第2の圧電
振動部3,4を被覆するように形成されている。また、
圧電基板2の下面においても、第1,第2の圧電振動部
を被覆するように、すなわち図2に示した振動電極3
c,4cを被覆するようにソルダーレジストインク層9
c,9d(図1(b))が形成される。
In this embodiment, first, the piezoelectric resonance element 1 having the above-mentioned electrodes formed on the upper surface and the lower surface of the piezoelectric substrate 2 is prepared. Next, in order to adjust the frequency, solder resist ink layers 9a and 9b are formed so as to cover the first and second piezoelectric vibrating portions 3 and 4. As shown in FIG. 1A, the solder resist ink layers 9a and 9b are formed so as to cover the first and second piezoelectric vibrating portions 3 and 4. Also,
Also on the lower surface of the piezoelectric substrate 2, the vibrating electrode 3 shown in FIG. 2 is formed so as to cover the first and second piezoelectric vibrating portions.
c, 4c so as to cover the solder resist ink layer 9
c and 9d (FIG. 1B) are formed.

【0020】図1(b)は、図1の矢印A−Aに沿う部
分を拡大して示す部分切欠断面図であり、圧電基板2の
上下において、ソルダーレジストインク層9a,9cが
形成されている状態が示されている。
FIG. 1 (b) is a partially cutaway sectional view showing an enlarged portion along the arrow AA of FIG. 1, in which solder resist ink layers 9a and 9c are formed above and below the piezoelectric substrate 2, respectively. The state is shown.

【0021】次に、圧電基板2の上面において、ソルダ
ーレジストインクに対する濡れ性が、後述の空洞形成材
よりも高く、かつ外装樹脂の熱硬化に際して吸収される
材料として、非イオン性のハロゲン系活性剤を含むフラ
ックス10aが塗布される。このフラックス10aは、
ソルダーレジストインク層9a,9b上に塗布される。
この場合、フラックス10aは、後述のリード端子の半
田付けに際してのフラックスとしても用いられるもので
あるため、本実施例では、引出し電極3d,4d及び容
量電極6上にも至るように、すなわち圧電振動部だけで
なく、引出し電極3d,4dにも至るように付与されて
いる。
Next, on the upper surface of the piezoelectric substrate 2, the wettability with respect to the solder resist ink is higher than that of the cavity forming material described later, and a nonionic halogen-based active material is used as a material that is absorbed when the exterior resin is thermally cured. The flux 10a containing the agent is applied. This flux 10a is
It is applied on the solder resist ink layers 9a and 9b.
In this case, the flux 10a is also used as a flux at the time of soldering the lead terminals, which will be described later. Therefore, in this embodiment, the flux 10a reaches the lead electrodes 3d and 4d and the capacitor electrode 6, that is, the piezoelectric vibration. Not only the portions but also the extraction electrodes 3d and 4d are provided.

【0022】圧電基板2の下面においても、同様に、ソ
ルダーレジストインク層9c,9d上を覆うようにフラ
ックス10bが塗布される。なお、下面におけるフラッ
クス10bの塗布領域は、上面におけるフラックス10
aの塗布領域と圧電基板2を介して対向するように選択
されている。もっとも、圧電基板の上面及び下面におい
てフラックスの塗布領域は異なっていてもよい。
On the lower surface of the piezoelectric substrate 2, the flux 10b is similarly applied so as to cover the solder resist ink layers 9c and 9d. The application area of the flux 10b on the lower surface is the flux 10b on the upper surface.
It is selected so as to face the coating area of a via the piezoelectric substrate 2. However, the flux application regions may be different on the upper surface and the lower surface of the piezoelectric substrate.

【0023】次に、図1のソルダーレジストインク層9
a,9bが塗布されている領域上において、前述したフ
ラックス10a上に、パラフィンワックス、マイクロク
リスタリンワックスなどの空洞形成材を塗布する。圧電
基板2の下面においても、同様に、ソルダーレジストイ
ンク層9cの上方においてフラックス10b上に空洞形
成材を塗布する。この状態を、図3(a)に部分切欠拡
大断面図で示す。図3(a)において、12a,12b
は空洞形成材を示す。空洞形成材12a,12bは、空
洞を形成する領域に付与されている。すなわち、少なく
とも、共振7極4a,4b,4cが対向している領域に
付与される。
Next, the solder resist ink layer 9 shown in FIG.
A cavity forming material such as paraffin wax or microcrystalline wax is applied on the above-mentioned flux 10a in the regions where a and 9b are applied. Similarly, on the lower surface of the piezoelectric substrate 2, a cavity forming material is applied on the flux 10b above the solder resist ink layer 9c. This state is shown in FIG. In FIG. 3A, 12a and 12b
Indicates a cavity forming material. The cavity forming materials 12a and 12b are provided in the region forming the cavity. That is, at least the resonance 7 poles 4a, 4b, and 4c are provided in the region facing each other.

【0024】しかる後、図4に略図的斜視図で示すよう
に、リード端子13〜15を半田付けにより接合する。
なお、図4では、ソルダーレジストインク層9a,9b
及びフラックス10aは図示が省略されている。リード
端子13,15は、引出し電極3d,4dに接続され、
リード端子14は圧電基板2の下面の容量電極8に電気
的に接続される。
Then, as shown in the schematic perspective view of FIG. 4, the lead terminals 13 to 15 are joined by soldering.
In FIG. 4, the solder resist ink layers 9a and 9b are used.
The illustration of the flux 10a and the flux 10a is omitted. The lead terminals 13 and 15 are connected to the extraction electrodes 3d and 4d,
The lead terminal 14 is electrically connected to the capacitive electrode 8 on the lower surface of the piezoelectric substrate 2.

【0025】この場合、前述したフラックス10a,1
0bが引出し電極3d,4d及び容量電極8上にも付与
されているので、半田付けに際してフラックスを塗布す
る工程を別途実施する必要はない。
In this case, the above-mentioned fluxes 10a, 1
Since 0b is also provided on the extraction electrodes 3d and 4d and the capacitor electrode 8, it is not necessary to separately perform the step of applying flux during soldering.

【0026】また、圧電共振部品によっては、中継容量
を構成する容量電極6上に、半田を塗布し、不要振動を
抑制する構造も知られている。このように、容量電極6
上に半田膜を形成する場合にも、容量電極6上にフラッ
クス10aが付与されているので、半田膜を容易に形成
することができる。
Also, depending on the piezoelectric resonance component, a structure is known in which solder is applied on the capacitance electrode 6 forming the relay capacitance to suppress unnecessary vibration. In this way, the capacitive electrode 6
Even when a solder film is formed on the solder film, since the flux 10a is provided on the capacitor electrode 6, the solder film can be easily formed.

【0027】すなわち、半田付けのためのフラックス塗
布装置、例えばフラックス塗布用点滴コテを用いて、フ
ラックス10a,10bの塗布を容易に行うことができ
る。従って、ソルダーレジストインク層9a,9b,9
c上に空洞形成材12a,12bが残留することを防止
するためのフラックス10a,10bの塗布と、半田付
けのためのフラックスの塗布と同じ工程で容易に行うこ
とができる。
That is, it is possible to easily apply the fluxes 10a and 10b by using a flux applying apparatus for soldering, for example, a flux applying dipped iron. Therefore, the solder resist ink layers 9a, 9b, 9
The application of the fluxes 10a and 10b for preventing the cavity forming materials 12a and 12b from remaining on the c and the application of the flux for soldering can be easily performed in the same process.

【0028】次に、リード端子13〜15を接合した
後、図4の一点鎖線Aで示すように外装樹脂を塗布す
る。外装樹脂としては、熱硬化型のフィラー入りのエポ
キシ樹脂など、従来より加熱により硬化される適宜の熱
硬化型合成樹脂を用いることができる。
Next, after the lead terminals 13 to 15 are joined, the exterior resin is applied as shown by the chain line A in FIG. As the exterior resin, an appropriate thermosetting synthetic resin that is conventionally cured by heating, such as a thermosetting epoxy resin containing a filler, can be used.

【0029】さらに、外装樹脂を塗布した後、加熱し、
硬化させることにより、外装樹脂層Aが形成される。こ
の場合、外装樹脂の熱硬化に際し、空洞形成材12a,
12bが溶融し、外装樹脂層Aに吸収される。しかも、
溶融空洞形成材とフラックス10a,10bとの濡れ性
が溶融空洞形成材とソルダーレジストインクとの濡れ性
よりも良好であり、フラックス10a,10bが空洞形
成材と共に外装樹脂に吸収されるので、圧電振動部3,
4においては、図3(b)に示す空洞Xが確実に形成さ
れる。
Further, after coating the exterior resin, it is heated,
The exterior resin layer A is formed by curing. In this case, when thermosetting the exterior resin, the cavity forming material 12a,
12b is melted and absorbed by the exterior resin layer A. Moreover,
Since the wettability between the melt cavity forming material and the fluxes 10a and 10b is better than the wettability between the melt cavity forming material and the solder resist ink, and the fluxes 10a and 10b are absorbed by the exterior resin together with the cavity forming material. Vibration part 3,
In 4, the cavity X shown in FIG. 3 (b) is reliably formed.

【0030】よって、空洞における空洞形成材の残留が
生じ難く、かつフラックス10a,10bの残留も生じ
難い。よって、ソルダーレジストインク層9a,9cに
よる周波数調整を行っている圧電共振素子1において、
空洞形成に際しての空洞形成材の残留等に起因する電気
的特性の低下を確実に抑制することができる。
Therefore, the cavity forming material is unlikely to remain in the cavity, and the fluxes 10a and 10b are unlikely to remain. Therefore, in the piezoelectric resonance element 1 in which the frequency is adjusted by the solder resist ink layers 9a and 9c,
It is possible to reliably suppress the deterioration of the electrical characteristics due to the remaining of the cavity forming material when forming the cavity.

【0031】なお、本実施例では、圧電基板2に第1,
第2の圧電振動部の,4と中継容量部とが構成されてい
る圧電フィルタの製造方法につき説明したが、本発明
は、エネルギー閉じ込め型の圧電共振子を用いた圧電発
振子などのさまざまなエネルギー閉じ込め型の圧電共振
部品の製造に適用することができる。また、圧電共振部
品だけでなく、振動を妨げないための空洞が必要とされ
る電子部品素子を用いた樹脂外装付きの電子部品に一般
的に適用することができる。
In this embodiment, the first and second piezoelectric substrates 2 are formed.
The method of manufacturing the piezoelectric filter having the second piezoelectric vibrating section 4 and the relay capacitance section has been described. However, the present invention is applicable to various piezoelectric oscillators using an energy trapping type piezoelectric resonator. It can be applied to manufacture of an energy trap type piezoelectric resonance component. Further, it can be generally applied not only to the piezoelectric resonance component but also to an electronic component with a resin exterior using an electronic component element that requires a cavity for not hindering vibration.

【0032】また、本実施例においては、空洞形成材と
して、ワックスを用いたが、シロキサンやナフタリンな
どの昇華性物質であってもよい。
Although wax is used as the cavity forming material in this embodiment, it may be a sublimable substance such as siloxane or naphthalene.

【0033】[0033]

【発明の効果】本発明に係る電子部品の製造方法では、
ソルダーレジストインク層を形成した後、少なくとも空
洞が形成される領域に、ソルダーレジストインクに対す
る濡れ性が空洞形成材よりも高く、外装樹脂層に吸収さ
れる材料が付与され、空洞が形成される領域において外
装樹脂の熱硬化に際して吸収される空洞形成材が付与さ
れ、該空洞形成材付与後に外装樹脂を塗布し、加熱によ
り外装樹脂が硬化される。従って、外装樹脂の加熱によ
る硬化時に、空洞形成材が溶融し、溶融空洞形成材が、
前記ソルダーレジストインクに対する濡れ性が溶融空洞
形成材よりも高い材料とともに外装樹脂側に確実に吸収
される。よって、ソルダーレジストインク層を形成して
例えば周波数調整を行った場合においても、空洞形成材
の空洞における残留を確実に抑制することができ、電気
的特性の安定な電子部品を確実に提供することができ
る。
According to the method of manufacturing the electronic component of the present invention,
After forming the solder resist ink layer, a region where a cavity is formed by providing a material having a higher wettability to the solder resist ink than the cavity forming material and absorbed by the exterior resin layer in at least a region where the cavity is formed. In the above, a cavity forming material that is absorbed when the exterior resin is thermally cured is applied, the exterior resin is applied after the cavity forming material is applied, and the exterior resin is cured by heating. Therefore, when the exterior resin is cured by heating, the cavity forming material is melted, and the molten cavity forming material is
The wettability with respect to the solder resist ink is surely absorbed by the exterior resin together with the material having a higher wettability than the melt cavity forming material. Therefore, even when the solder resist ink layer is formed and the frequency is adjusted, for example, it is possible to reliably suppress the cavity forming material from remaining in the cavity, and to reliably provide an electronic component with stable electrical characteristics. You can

【0034】ソルダーレジストインクに対する濡れ性が
空洞形成材よりも高く、かつ外装樹脂の熱硬化に際して
吸収される材料が、非イオン性のハロゲン系活性剤を含
むフラックスである場合には、リード端子等の半田付け
に際してのフラックスとしても利用し得るので、製造工
程を増加させることなく、本発明に係る電子部品を提供
することができる。
When the wettability with respect to the solder resist ink is higher than that of the cavity forming material and the material absorbed when the exterior resin is thermally cured is a flux containing a nonionic halogen-based activator, lead terminals, etc. Since it can also be used as a flux for soldering, the electronic component according to the present invention can be provided without increasing the number of manufacturing steps.

【0035】本発明は、外装樹脂中に空洞を設ける必要
があるさまざまな電子部品の製造に用いるが、電子部品
素子として第1,第2の振動電極が対向されている圧電
振動部を有する圧電共振素子を用いた場合には、本発明
に従って、圧電振動部の振動を妨げないための空洞を確
実に形成することができ、特性の安定な圧電共振部品を
提供することができる。
The present invention is used for manufacturing various electronic parts in which a cavity is required to be provided in the exterior resin, but a piezoelectric vibrating portion having the first and second vibrating electrodes facing each other is used as an electronic part element. When the resonant element is used, according to the present invention, it is possible to surely form a cavity for preventing the vibration of the piezoelectric vibrating portion, and it is possible to provide a piezoelectric resonant component having stable characteristics.

【0036】振動電極に連ねられた引出し電極がさらに
備えられており、前記フラックスが、圧電振動部だけで
なく引出し電極にも至るように付与されている場合に
は、該フラックスを利用してリード端子の引出し電極へ
の半田付けを容易に行うことができる。
A lead-out electrode connected to the vibrating electrode is further provided, and when the flux is applied so as to reach not only the piezoelectric vibrating portion but also the lead-out electrode, the lead is formed by utilizing the flux. The terminal can be easily soldered to the lead electrode.

【図面の簡単な説明】[Brief description of drawings]

【図1】(a),(b)は、本発明の一実施例において
用意される圧電フィルタ素子及び(a)におけるA−A
線に沿う部分を拡大して占めす部分切欠断面図。
1A and 1B are piezoelectric filter elements prepared in an embodiment of the present invention and AA in FIG.
The partial notch sectional view which expands and occupies the portion along a line.

【図2】本発明の一実施例において圧電フィルタ素子の
図面に形成される電極構造を説明するための底面図。
FIG. 2 is a bottom view for explaining the electrode structure formed in the drawing of the piezoelectric filter element according to the embodiment of the present invention.

【図3】(a),(b)は、本発明の一実施例におい
て、空洞形成材を塗布した状態及び加熱により空洞が形
成された状態を説明するための各部分切欠拡大断面図。
3 (a) and 3 (b) are enlarged partial cross-sectional views for explaining a state in which a cavity forming material is applied and a state in which a cavity is formed by heating, in one embodiment of the present invention.

【図4】本発明の一実施例において、圧電フィルタ素子
に接合されるリード端子及び外装樹脂層を説明するため
の略図的斜視図。
FIG. 4 is a schematic perspective view for explaining a lead terminal and an exterior resin layer bonded to the piezoelectric filter element in the embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1…電子部品素子としての圧電フィルタ素子 2…圧電基板 3,4…第1,第2の圧電振動部 3a,3b…第1の振動電極 3c…第2の振動電極 3d…引出し電極 4a,4b…第1の振動電極 4c…第2の振動電極 4d…引出し電極 6…容量電極 8…容量電極 9a,9b,9c,9d…ソルダーレジストインク層 10a,10b…フラックス 12a,12b…空洞形成材 13〜15…リード端子 A…外装樹脂層 X…空洞 1 ... Piezoelectric filter element as electronic component element 2 ... Piezoelectric substrate 3, 4 ... First and second piezoelectric vibrating portions 3a, 3b ... First vibrating electrode 3c ... Second vibrating electrode 3d ... Extraction electrode 4a, 4b ... First vibrating electrode 4c ... Second vibrating electrode 4d ... Extraction electrode 6 ... Capacitance electrode 8 ... Capacitance electrode 9a, 9b, 9c, 9d ... Solder resist ink layer 10a, 10b ... Flux 12a, 12b ... Cavity forming material 13 to 15 ... Lead terminal A ... Exterior resin layer X ... cavity

フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H03H 3/00 - 3/10 H03H 9/00 - 9/215 H01L 21/56 H01L 23/28 - 23/31 Continuation of the front page (58) Fields surveyed (Int.Cl. 7 , DB name) H03H 3/00-3/10 H03H 9/00-9/215 H01L 21/56 H01L 23/28-23/31

Claims (4)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 加熱硬化時に空洞形成材を吸収すること
により形成された空洞を有する外装樹脂層を備える電子
部品の製造方法であって、 電子部品素子を用意する工程と、 前記電子部品素子の外周面の少なくとも一部にソルダー
レジストインク層を形成する工程と、 前記ソルダーレジストインク層上において、少なくとも
前記空洞が形成される領域にソルダーレジストインクに
対する濡れ性が空洞形成材よりも高く、外装樹脂の熱硬
化時に外装樹脂層に吸収される材料を付与する工程と、 前記空洞が形成される領域において外装樹脂の熱硬化に
際して吸収される空洞形成材を付与する工程と、 前記空洞形成材を付与した後に、電子部品素子の外表面
を覆うように外装樹脂を塗布し、加熱により硬化させる
工程とを備えることを特徴とする、電子部品の製造方
法。
1. A method of manufacturing an electronic component including an exterior resin layer having a cavity formed by absorbing a cavity-forming material at the time of heat curing, the method comprising: preparing an electronic component element; A step of forming a solder resist ink layer on at least a part of the outer peripheral surface, and a wettability with respect to the solder resist ink is higher than that of the cavity forming material on at least a region where the cavity is formed on the solder resist ink layer, and an exterior resin The step of applying a material that is absorbed into the exterior resin layer during the heat curing of the step, the step of applying a cavity forming material that is absorbed during the heat curing of the exterior resin in the region where the cavity is formed, and the step of applying the cavity forming material. After that, a step of applying an exterior resin so as to cover the outer surface of the electronic component element, and curing the resin by heating, Method of manufacturing a child parts.
【請求項2】 前記ソルダーレジストインクに対する濡
れ性が空洞形成材よりも高く、かつ外装樹脂の熱硬化に
際して吸収される材料が、非イオン性のハロゲン系活性
剤を含むフラックスである,請求項1に記載の電子部品
の製造方法。
2. The flux having a higher wettability with respect to the solder resist ink than that of the cavity-forming material and absorbed when the exterior resin is thermally cured is a flux containing a nonionic halogen-based activator. A method of manufacturing an electronic component as described in.
【請求項3】 前記電子部品素子が、圧電基板と、圧電
基板を介して対向するように形成された第1,第2の振
動電極とを備える圧電共振素子であり、第1,第2の振
動電極が対向している部分が圧電振動部を構成してお
り、該圧電振動部の振動を妨げないように前記空洞が形
成される、請求項1または2に記載の電子部品の製造方
法。
3. The piezoelectric resonance element, wherein the electronic component element includes a piezoelectric substrate and first and second vibrating electrodes formed to face each other with the piezoelectric substrate interposed therebetween. The method for manufacturing an electronic component according to claim 1, wherein the portions where the vibrating electrodes face each other constitute a piezoelectric vibrating portion, and the cavity is formed so as not to interfere with the vibration of the piezoelectric vibrating portion.
【請求項4】 前記振動電極に連ねられた引出し電極を
さらに備え、前記フラックスが、前記圧電振動部だけで
なく、引出し電極にも至るように付与されている、請求
項3に記載の電子部品の製造方法。
4. The electronic component according to claim 3, further comprising an extraction electrode connected to the vibrating electrode, wherein the flux is applied not only to the piezoelectric vibrating portion but also to the extraction electrode. Manufacturing method.
JP2000193298A 2000-06-27 2000-06-27 Electronic component manufacturing method Expired - Fee Related JP3435637B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2000193298A JP3435637B2 (en) 2000-06-27 2000-06-27 Electronic component manufacturing method
KR10-2001-0036551A KR100394453B1 (en) 2000-06-27 2001-06-26 Method for manufacturing electronic component
CNB011226633A CN1161833C (en) 2000-06-27 2001-06-27 Mfg. method of electronic components

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000193298A JP3435637B2 (en) 2000-06-27 2000-06-27 Electronic component manufacturing method

Publications (2)

Publication Number Publication Date
JP2002016464A JP2002016464A (en) 2002-01-18
JP3435637B2 true JP3435637B2 (en) 2003-08-11

Family

ID=18692314

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000193298A Expired - Fee Related JP3435637B2 (en) 2000-06-27 2000-06-27 Electronic component manufacturing method

Country Status (3)

Country Link
JP (1) JP3435637B2 (en)
KR (1) KR100394453B1 (en)
CN (1) CN1161833C (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3438709B2 (en) * 2000-08-31 2003-08-18 セイコーエプソン株式会社 Piezoelectric device, method of manufacturing the same, and method of manufacturing piezoelectric oscillator
KR100667164B1 (en) * 2004-07-06 2007-01-12 (주)한국해외기술공사 A Forming Method For PSC Beam in whieh Bars are Laid

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63110760A (en) * 1986-10-29 1988-05-16 Murata Mfg Co Ltd Electronic component and manufacture thereof
JPH04256209A (en) * 1991-02-07 1992-09-10 Murata Mfg Co Ltd Forming method for electronic parts and armoring
JPH04337912A (en) * 1991-05-14 1992-11-25 Murata Mfg Co Ltd Manufacture of piezoelectric equipment
JP3214212B2 (en) * 1994-02-03 2001-10-02 株式会社村田製作所 Electronic component manufacturing method

Also Published As

Publication number Publication date
KR20020001606A (en) 2002-01-09
JP2002016464A (en) 2002-01-18
CN1331512A (en) 2002-01-16
CN1161833C (en) 2004-08-11
KR100394453B1 (en) 2003-08-14

Similar Documents

Publication Publication Date Title
JP3222220B2 (en) Manufacturing method of chip type piezoelectric resonator
CA2310504C (en) Electronic component to be mounted on a circuit board having electronic circuit device sealed therein and method of manufacturing the same
US4485325A (en) Housing and mounting for a chip-like piezoelectric vibrator component
JP3435637B2 (en) Electronic component manufacturing method
US5839178A (en) Method of making a energy-trapped type piezoelectric resonator
JPH11284485A (en) Piezoelectric resonator
JPH034131B2 (en)
JPS6367908A (en) Electric parts having two-terminal type piezoelectric resonance element and its production
JPS61288506A (en) Piezoelectric parts element and manufacture of piezoelectric parts using it
JP2000269772A (en) Electronic component
JP2998462B2 (en) Manufacturing method of piezoelectric resonator
KR100284537B1 (en) Piezoelectric Ceramic Resonator and Manufacturing Method
JP2981910B2 (en) Manufacturing method of resin-sealed piezoelectric resonator
JPH08204496A (en) Piezoelectric vibration component
JP2000269768A (en) Piezoelectric resonance component
JPH0115229Y2 (en)
JP2001521314A (en) Piezoelectric ceramic resonator and method of manufacturing the same
JP3190508B2 (en) Method for forming voids in piezoelectric resonant component
JPH04337912A (en) Manufacture of piezoelectric equipment
JP3290736B2 (en) Piezoelectric resonance components
JPH0580027U (en) Piezoelectric parts
JPS6357965B2 (en)
JPH06209221A (en) Manufacture of chip type piezoelectric resonator
JPH03151706A (en) Piezoelectric component
JPH05259788A (en) Manufacture of piezoelectric component

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
R150 Certificate of patent or registration of utility model

Ref document number: 3435637

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080606

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090606

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090606

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100606

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110606

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120606

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130606

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130606

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees