JP3328604B2 - Semiconductor storage device - Google Patents

Description

DETAILED DESCRIPTION OF THE INVENTION

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor memory device using a flash memory, and more particularly to writing data continuously to a semiconductor disk device using a flash memory.

[0002]

2. Description of the Related Art FIG. 8 shows a data write timing waveform of a flash memory which performs writing and erasing by a command control method according to the prior art. In the figure, Vcc is a power supply voltage of the flash memory, and +5 V is constantly applied. Vpp is a write power supply, and applies a potential higher than the power supply voltage Vcc when writing data to the flash memory. The address specifies the data write area of the flash memory in byte units. OE
Is an output enable signal, which is set to Low when data is read from the flash memory, and set to High otherwise. CE is a chip enable signal, which is set to Low when a command or data is read from or written to the flash memory. In addition, CE of the flash memory also serves as a write enable signal.
When pp is high potential and OE is High, data is written at the rise of OE. I / O7 and I / O0-I /
O6 is a data line. Next, 1
The operation when writing byte data is shown. First, C
The command on the data line is written to the flash memory at the timing of the rising edge of E. This command informs the flash memory of the start of writing one word of data,
This is a light setup command. After writing this command, the data on the data line is written to the flash memory at the rising edge of CE. The low period of CE at the time of writing this command and data is at least 50 nanoseconds. However, actually, writing to the memory chip has just started inside the flash memory, and the next data cannot be written until the internal writing ends. Here, it takes several tens of microseconds until the writing in the flash memory is completed, which takes a considerable time as compared with the writing time of the command and the data of one word. Status polling is a means for checking that writing within the flash memory chip has been completed after a period of several tens of microseconds. This is to make CE and OE Low and I
The status is read from / O7 to determine the end of writing in the memory chip.

[0003]

The above technique requires a considerable amount of time to write data of a plurality of words continuously. The writing of the command and the data of one word is about several tens to several hundreds of nanoseconds. However, it takes several microseconds to several tens of microseconds from the writing of one word of data to the end of the writing in the flash memory chip, during which the flash memory cannot be accessed. Therefore, the total time for writing one word of data is much slower than the reading time. When data of a plurality of words is continuously written, the writing time increases in proportion to the number of words to be written. For example, when a semiconductor disk device is constructed using a flash memory, several kilowords to several tens of kilowords or more data is continuously written.
Then, the write time increases in proportion to the data to be written, so that the write transfer becomes slower as a whole system.

An object of the present invention is to provide a semiconductor memory device in which data writing time is reduced.

[0005]

SUMMARY OF THE INVENTION The present invention provides a system comprising:
Received data is transferred in data transfer units of the system.
Is held in sector units containing 512 bytes of data
Buffer memory and data for multiple sectors
Can be stored in sector units, and the stored data
Data that can be erased in units of one or more sectors.
Rush memory and one write request to the system
Received from the system, responds to the one write request
Storing data from the system in the buffer memory
The plurality of flash memories on a sector-by-sector basis.
And a control unit for distributing to a moly, and wherein the control unit comprises:
One flash memory of multiple flash memories
Memory is allocated to the flash memory.
While writing data, the flash memory
Other data different from the data distributed to the memory
Read from the buffer memory and write the other data
The request and the other data are
And the processing to be applied to different other flash memory and Li, before
The data read from the buffer memory is stored in the plurality of buffers.
After distributing to flash memory, the flash memory
To confirm that data writing has been completed.
Status polling for the multiple flash memories.
Semiconductors, characterized in that to perform a processing to be executed by
A body storage device is provided.

[0006]

[0007]

[Action] The semiconductor memory device according to the present invention, the system
Received data is transferred in data transfer units of the system.
Is held in sector units containing 512 bytes of data
Buffer memory and data for multiple sectors
Can be stored in sector units, and the stored data
Data that can be erased in units of one or more sectors.
Rush memory and one write request to the system
Received from the system, responds to the one write request
Storing data from the system in the buffer memory
The plurality of flash memories on a sector-by-sector basis.
And a control unit for distributing to the memory . This semiconductor storage device
The control unit may control the plurality of flash memories.
One of the flash memory
Writing distributed data to flash memory
In the meantime, the data distributed to the one flash memory
Data other than the data from the buffer memory.
Request to write the other data and the other data
And another flash memory different from the one flash memory.
Processing given to the flash memory, and
Distribute the read data to the multiple flash memories
After that, writing data to the flash memory
Status polling to confirm that
Processing to be performed on the plurality of flash memories;
Execute

[0008]

In this embodiment, in the case of writing continuous data, control is performed so as not to write continuously to the same flash memory but to write to another flash memory. There is a waiting time of several microseconds to several tens of microseconds between writing one word of data in the flash memory and writing the next data. Therefore, when there is data to be written continuously, one word of data is continuously written to another flash memory during this waiting time. Then, after the waiting time of the flash memory to which the data is first written has passed, status polling is performed from the first flash memory, and data of the next one word is written. In this manner, writing to another flash memory is performed during the waiting time of the flash memory.

When a flash memory is used for writing a plurality of continuous data, according to this embodiment, the low-speed writing of the flash memory can be speeded up as a whole by the apparatus. That is, when a flash memory is used in a semiconductor disk device, a plurality of continuous data are written. However, in the case of writing continuous data, the writing to the flash memory is slower than the reading, so that the total transfer speed is reduced. However, according to the present embodiment, even if the writing of the flash memory is slow, the writing speed of the entire device can be increased.

An embodiment of the present invention will be described below in detail with reference to the drawings. FIG. 1 is a block diagram of a semiconductor disk device using a flash memory. In FIG. 1, reference numeral 1 denotes a standard bus such as a personal computer, through which commands and data are transmitted and received from the system. The bus is not particularly limited as long as it has a protocol agreement with a system requiring an auxiliary storage device, such as a SCSI interface or a local bus of the system. 4 is a plurality of flash memories. Reference numeral 5 denotes a write buffer memory for temporarily holding data transferred from the standard bus 1. Since the flash memory is slower in writing than in reading, the flash memory temporarily holds the write data transferred from the standard bus 1 and releases the bus right to the system side earlier. The write buffer memory 5 is constituted by a static RAM in the figure. However, the storage element is not limited to the static RAM, and may be any storage element capable of writing at a higher speed than the flash memory 4 irrespective of volatile / nonvolatile. Further, a part of the data storage area on the system side may be used instead of the inside of the semiconductor disk device. The write buffer memory 5 has a capacity of a plurality of sectors in units of 512 bytes, which is a standard disk sector capacity. 2 is a processor. The processor 2 controls writing of data from the write buffer memory 5 to the flash memory 4 and performs transmission and analysis of commands and status from the standard bus. A conversion table 11 converts a logical sector number, which is a sector number managed by the system, into a physical sector number, which is a sector number of an area to be written to the flash memory. This is a static RAM (SRAM) that stores a table (creating a table). An address control unit 31 generates a physical address which is an actual address of the flash memory 4 or the write buffer memory 5, and is controlled by the processor 2. 6 is Vpp which is a write power supply of the flash memory.
, And the generation of power is controlled by the processor 2. Reference numeral 71 denotes a memory address bus of the flash memory 4 or the write buffer memory 5, which is output from the address control unit 31. 72 is a data bus.

FIG. 2 is a flowchart showing a write operation controlled by the processor 2 in the semiconductor disk device having the configuration shown in FIG. It is determined whether the request is a write request from the standard bus 1 (21).
Activates the generation of the write power supply Vpp for the Vpp generation circuit 6 (22). Then, the processor 2 converts the logical sector number, which is a sector number managed by the system, passed from the standard bus 1 into a physical sector number, which is a sector number of an area to be written to the flash memory (2).
3). At this time, the physical sector number is determined so that the flash memory for writing the data of a plurality of sectors transferred from the standard bus 1 in units of sectors is a separate chip. For example, the first transferred data of one sector is transferred to the chip 0 of the flash memory,
The data of the sector is allocated to the chip 1 of the flash memory in units of sectors. The determined physical sector number is stored in the write management table shown in FIG. This write management table exists in the address control unit 31. In FIG. 3, 3 transferred from the standard bus 1
Data for one sector is held in blocks 1 to 3 of the write buffer memory 5, and data for one sector of each block is stored in the chip 0 of the flash memory 4.
Sector 3, chip 1 sector 2, chip 2 sector 7
Indicates that writing is to be performed.

When the setting of the write management table is completed, the data of three sectors transferred from the standard bus 1 is received in the three areas of the write buffer memory 5 from the block 1 to the block 3 as specified by the write management table. . As a result, the access right of the standard bus 1 is released, so that writing to the flash memory 4 can be processed only in the semiconductor disk device (24).

Then, the data received in the write buffer memory 5 is written to the flash memory 4. First, when the processor 2 selects the table number 0 in the write management table, the physical addresses of the write buffer memory 5 and the flash memory 4 are output to the memory address bus 71. Therefore, the write buffer memory 5
1-word data is read from block 1 of (2
6) Write a write command to chip 0 of flash memory 4 (27), and write one word of data read from write buffer memory 5 to chip 0 of flash memory 4 (28). Thus, writing of data inside the chip 0 of the flash memory 4 is started.
Chip 0 cannot read or write data until the internal writing is completed. It is determined whether there is data to be written to the next chip (29), and if so, writing to another memory chip is performed during this time. As described at the time of conversion to a physical sector, when writing a continuous sector, each sector is allocated to a different chip. The processor 2 designates the table number 1 of the write management table (25),
1 read from block 2 of write buffer memory 5
The word data is written to the chip 1 of the flash memory 4 (26, 27, 28). Subsequently, one-word data read from the block 3 of the write buffer memory 5 is written to the chip 2 of the flash memory 4 by designating the table number 2 (26, 27, 28).

When one word of data has been written to each of chip 0, chip 1 and chip 2 of the flash memory 4 (29), status polling of chip 0 of the flash memory 4 to which the data has been written first is performed (33). It is confirmed whether the writing in the chip No. 4 is completed. At this time, similarly to the writing, the processor 2 reads the status of the chip 0 of the flash memory 4 by designating the table number 0 of the writing management table. Here, if the writing has not been completed inside the chip 0 of the flash memory 4, the status polling is repeated. If the writing has been completed, the counter value of Table 0 of the writing management table is incremented (34). Similarly, it is determined whether or not the next table exists in the write management table (35). If so, the table number 1 is designated, and the status of the chip 1 that has written data next to the chip 0 of the flash memory 4 is specified. Perform polling. If the writing in the chip 1 of the flash memory 4 has been completed, the status polling of the chip 2 of the flash memory 4 to which the data has been written next is performed (33). If all the chips of the flash memory 4 to which the writing has been performed have completed the internal writing, the process returns to the beginning of the writing sequence.

Here, it is determined whether or not the counter has reached 512 bytes. If the counter has reached 512 bytes, it means that writing of all data from the buffer memory 5 to the flash memory 4 has been completed. If the counter is still 512 bytes or less, the above-described writing method is repeated until the writing of 512 bytes is completed. When the writing of all data from the write buffer memory 5 to the flash memory 4 is completed, the processor 2 causes the Vpp generation circuit 6 to stop generating the write power supply Vpp (3).
7).

As is apparent from the above embodiment, data of three sectors can be written to the flash memory in a writing time of approximately one sector. In this embodiment, an example of writing data in three sectors has been described. However, it is clear that the same applies to writing data in more than three sectors.

[0017] In the previous Symbol example, it was assigned the flash memory to be written on a sector-by-sector basis to another chip.

In the above embodiment, the flash memory has a certain waiting time from writing of a write command and one word of data to writing of the next one word of data. However, after writing a page-write command to a flash memory that allows page writing,
A flash memory in which data of a plurality of words can be written continuously and a certain waiting time is required after writing of the data of a plurality of words until writing to a memory chip is completed in the flash memory is also performed in the same manner as in the above embodiment. Then, data is written to a flash memory chip different from the flash memory chip to which the data has been written during a period from writing of data in page units to status polling.

The same can be said not only for writing data to the flash memory 4 but also for erasing. The flash memory 4 is erased in chip units or block units in which a plurality of words are defined as one unit. The erasing method is to write an erasing command in the flash memory 4 at the same time as specifying an address indicating a block to be erased.
The erasing process in the flash memory 4 is started. Then, a predetermined waiting time is required until the erasing in the flash memory 4 is completed. During that time, access other than status polling cannot be performed to the flash memory 4 that is performing the erasing process. Then, after a certain period of time, when the end of the internal erasure is confirmed by status polling, the operation proceeds to the next flash memory erasure. During this fixed time, by writing an erase command to a flash memory different from the flash memory that is performing the erase, and simultaneously erasing a plurality of flash memories,
Higher erasing speed is realized in the entire semiconductor disk device.

FIG. 4 is a flowchart showing the erasing operation controlled by the processor 2 in the semiconductor disk device having the configuration shown in FIG. Since it is necessary to apply the write power supply Vpp even when erasing the flash memory 4, the processor 2
Activates the generation of the write power supply Vpp for the Vpp generation circuit 6 (41). Then, the processor 2 sets the physical sector number of the flash memory 4 to be erased in the write management table of FIG. 3 (42). At this time, the area to be erased is set to be another memory chip. In this embodiment, a case where the erasing unit of the flash memory 4 is one sector will be described. After setting the sector to be erased in the write management table, while updating the designation of the write management table (43), an erase command is written to each chip of the flash memory 4 indicated by the table (44). It is determined whether there is a next erase area (45). When all the erase commands have been written, the table specification is updated (46), and status polling is performed from the memory chip to which the erase command was first written (4).
7) Check whether the erasing process in the flash memory 4 has been completed. Then, it is determined whether or not the next table has been designated (48). When the erasing process for all the flash memories is completed, the processor 2 causes the Vpp generating circuit 6 to stop generating the write power supply Vpp (49).

The above embodiment has described a flash memory which performs erasing in units of one sector. However, the erasing unit differs depending on the flash memory. Therefore, the method of setting the write management table differs depending on the erasing unit of the flash memory. When the flash memory is erased in units of chips, it is sufficient to set only the chip number column of the flash memory in the write management table. In the case of a flash memory that performs erasing in units of a plurality of words, two sets of a chip number and a sector number of the flash memory in the write management table are set. However, even a flash memory that erases in multiple word units,
Erasing is not limited to one sector unit. When the flash memory erases the capacity of a plurality of sectors as one block,
A plurality of sectors are erased by setting the sector number column of the flash memory in the write management table.

In the above-described embodiment, when a write power supply Vpp is required, such as at the time of writing or erasing, the write power supply Vpp is applied to all the flash memories 4. However, there is also a method in which the write power supply Vpp is applied only to the flash memory for writing. FIG. 5 is a block diagram of a semiconductor disk device according to the embodiment. 61 in the figure is Vp
Power supply V from p generation circuit 6 to flash memory 4
A switch unit for turning on / off the application of pp. The switch unit is controlled by the processor 2 and can select the output of a plurality of write power supplies Vpp. Other configurations are the same as those in FIG. When a write request comes from the standard bus 1, the processor 2 activates the Vpp generation circuit 6 to generate a write power supply Vpp. Thereafter, the logical sector number is converted to a physical sector number, and the physical sector number is stored in the write management table of FIG. At this time, the write power supply Vpp to a plurality or one flash memory 4 for writing is changed to V
The voltage is applied according to the designation of the pp switch unit 61. It is obvious that the application of the write power supply Vpp by the designation of the Vpp switch unit 61 is performed not only at the time of writing but also when the flash memory 4 requires the write power supply Vpp such as erasing.

The above embodiment has described the flash memory that requires a write power supply Vpp having a voltage value different from the power supply voltage at the time of writing or erasing. However, a single power supply flash memory, that is, a write power supply Vpp
FIG. 6 is a block diagram of a semiconductor disk device equipped with a flash memory that does not require a flash memory. Although the configuration is the same as that of FIG. 1, it is not necessary to mount the Vpp generation circuit 6. Also, it is clear that the write power supply on / off processing is not required in the write flowchart of FIG. 2 and the erase flowchart of FIG.

In the above embodiment, the chip of the flash memory to be written is selected by the chip enable signal CE. However, there is a method of controlling the selection of the flash memory to be written by the write enable signal WE instead of the chip enable signal CE. FIG. 7 shows a block diagram of the semiconductor disk measures at that time. In the figure, reference numeral 32 denotes a WE selection unit for selectively applying a write enable signal WE to the flash memory 4 for writing to the flash memory 4. Other configurations are the same as those in FIG. The WE selection unit 32 enables the write enable signal only for the flash memory in which writing has occurred. The write control performed by the processor 2 is the same as the operation shown in the flowchart of FIG.

Some flash memories 4 do not have the write enable signal WE. When writing data to the flash memory, writing is controlled by controlling the chip enable signal CE and the write power supply Vpp. Even in such a flash memory, high-speed writing and erasing can be achieved by using the present invention.

As is apparent from the above description, according to the present invention, even if a flash memory whose writing is slower than reading is used for an auxiliary storage device or the like having a large amount of writing data, the entire device can There is an effect that writing can be performed at high speed. This is particularly effective when a large amount of continuous data is written. Also, simultaneous erasing of a plurality of areas can be performed at high speed.

[0027]

As described above, the present invention can provide a semiconductor memory device in which the data write time is reduced because of the above-mentioned configuration.

[Brief description of the drawings]

FIG. 1 is a block diagram of a semiconductor disk device according to an embodiment for performing the operation of the present invention.

FIG. 2 is a flowchart showing a write operation of the present invention.

FIG. 3 is a write management table used in the operation of the present invention.

FIG. 4 is a flowchart showing an erase operation according to the present invention.

FIG. 5 is a block diagram of a semiconductor disk device according to an embodiment for performing the operation of the present invention.

FIG. 6 is a block diagram of a semiconductor disk device according to one embodiment for performing the operation of the present invention.

FIG. 7 is a block diagram of a semiconductor disk device according to an embodiment for performing the operation of the present invention.

FIG. 8 is an explanatory diagram of a write timing waveform of one word of the flash memory.

[Explanation of symbols]

 DESCRIPTION OF SYMBOLS 1 ... Standard bus 2 ... Processor 31 ... Address control part 32 ... WE selection part 4 ... Flash memory 5 ... Write buffer memory 6 ... Vpp generation circuit 61 ... Vpp Switch 71: Address bus 72: Data bus

────────────────────────────────────────────────── ─── Continuation of front page (51) Int.Cl. ⁷ Identification symbol FI G11C 16/02 G11C 17/00 601T Examiner Minoru Taga (56) References JP-A-2-292798 (JP, A) JP-A Heisei JP-A-3-62687 (JP, A) JP-A-3-252993 (JP, A) JP-A-4-57295 (JP, A) JP-A-4-33029 (JP, A) JP-A-63-288384 (JP, A) A) JP-A-4-84216 (JP, A) JP-A-2-304614 (JP, A) JP-A-5-242688 (JP, A) JP-A-6-202942 (JP, A) JP-A-5 −27924 (JP, A) Eli Harai, “Semiconductor Disk Device Using Flash EEPROM, Optimized for External Storage of Small Personal Computer”, Nikkei Electronics, Nikkei BP, Japan, February 17, 1992, No. 547, p. 155-168 Yoshinori Tokushige and one other, "Future concept of NAND-type EEPROM, shipping 64M dedicated products in 1994 at twice the capacity per year", Nikkei Electronics, Japan, Nikkei BP, February 17, 1992, No. 547, pp. 169-186 (58) Fields investigated (Int. Cl. ⁷ , DB name) G06F 3/06-3/08 G06F 12/00-12/06 G06F 13 / 16-13/18 G11C 16/02 JICST file (JOIS)

Claims (2)

(57) [Claims] 1. The system receives data received from a system.
512-byte data, which is the data transfer unit of the system
Buffer memory for holding in sector units including
And data for a plurality of sectors can be stored in the sector unit.
And store the stored data in one or more sector units.
Accepts multiple flash memories and one write request from the system
And the system according to the one write request.
From the buffer memory via the buffer memory.
Distribution to the plurality of flash memories in units of
And a control unit , wherein the control unit is configured to control one flash of the plurality of flash memories.
Flash memory is distributed to the flash memory.
While writing the data, the flash
Other data different from the data distributed to the
Read from the buffer memory and write the other data
Write request and the other data to the one flash
Processing given to other flash memory different from memory
And reading the data read from the buffer memory
After distributing to flash memory,
To check whether data writing to the
Status polling to the multiple flash memories
The semiconductor memory device and executes a processing for run against. 2. The semiconductor memory device according to claim 1, wherein said buffer memory is higher than said flash memory.
Semiconductor memory characterized by fast writing
apparatus.