JP3161640U - Universal board - Google Patents

Universal board Download PDF

Info

Publication number
JP3161640U
JP3161640U JP2010003457U JP2010003457U JP3161640U JP 3161640 U JP3161640 U JP 3161640U JP 2010003457 U JP2010003457 U JP 2010003457U JP 2010003457 U JP2010003457 U JP 2010003457U JP 3161640 U JP3161640 U JP 3161640U
Authority
JP
Japan
Prior art keywords
terminal insertion
electrodes
insertion holes
protrusions
conducting wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2010003457U
Other languages
Japanese (ja)
Inventor
敬弘 大津
敬弘 大津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Furukawa Battery Co Ltd
Original Assignee
Furukawa Battery Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Furukawa Battery Co Ltd filed Critical Furukawa Battery Co Ltd
Priority to JP2010003457U priority Critical patent/JP3161640U/en
Application granted granted Critical
Publication of JP3161640U publication Critical patent/JP3161640U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Coupling Device And Connection With Printed Circuit (AREA)

Abstract

【課題】部品や導線を半田付けする際の作業効率を向上させるとともに、短絡を防止したユニバーサル基板を提供する。【解決手段】絶縁基板11に複数の端子挿入孔12を多行多列に亘って互いに間隔を空けて格子状に配置し、それぞれの端子挿入孔12を囲うように複数の電極13を設けると共に、絶縁物で形成した突起20を、端子挿入孔12の行及び列とはずらして各電極13の間に位置するように、互いに間隔を空けて一直線上に設ける構成とする。【選択図】図2The present invention provides a universal board that improves work efficiency when soldering parts and conductors and prevents short circuits. A plurality of terminal insertion holes 12 are arranged in a grid pattern in a multi-row, multi-column manner and spaced apart from each other, and a plurality of electrodes 13 are provided so as to surround each terminal insertion hole 12. The protrusions 20 made of an insulator are arranged on a straight line with a space between each other so as to be positioned between the electrodes 13 so as to be shifted from the rows and columns of the terminal insertion holes 12. [Selection] Figure 2

Description

本考案は、端子挿入孔が格子状に形成されたユニバーサル基板に関する。   The present invention relates to a universal substrate in which terminal insertion holes are formed in a lattice shape.

従来、絶縁基板に複数の端子挿入孔を形成し、表面側に部品が実装される絶縁基板の裏面に、各端子挿入孔を囲うように銅箔を設けたユニバーサル基板が知られている(例えば、特許文献1参照)。この種のユニバーサル基板においては、絶縁基板の表面側に部品が実装され、各部品から延びる端子が端子挿入孔に挿入され、端子の先端部が絶縁基板の裏面側で銅箔などの金属箔(電極)に半田付けされる。そして、絶縁基板の裏面側に、各部品の端子間を結ぶための導線が引き回され、各部品の端子を取付けた銅箔に導線が半田付けされることで、電子回路が構成される。   Conventionally, a universal substrate is known in which a plurality of terminal insertion holes are formed in an insulating substrate, and a copper foil is provided on the back surface of the insulating substrate on which a component is mounted on the front surface side so as to surround each terminal insertion hole (for example, , See Patent Document 1). In this type of universal substrate, components are mounted on the surface side of the insulating substrate, terminals extending from each component are inserted into the terminal insertion holes, and the tip of the terminal is a metal foil (such as copper foil) on the back surface side of the insulating substrate ( Soldered to the electrode). And the lead wire for connecting between the terminals of each component is drawn around the back side of the insulating substrate, and the lead wire is soldered to the copper foil to which the terminal of each component is attached, thereby forming an electronic circuit.

実開昭61−106076号公報Japanese Utility Model Publication No. 61-106076

しかしながら、上記従来の構成では、複数の銅箔を導線で接続する際に、導線に曲げの癖があると導線を配線し辛く、導線に裸線を使用する場合には、曲げの癖によって導線が隣の銅箔に接触してしまうと、短絡を起こすおそれがある。
本考案は、上述した事情に鑑みてなされたものであり、部品や導線を半田付けする際の作業効率を向上させるとともに、短絡を防止したユニバーサル基板を提供することを目的とする。
However, in the above conventional configuration, when a plurality of copper foils are connected with a conductor, it is difficult to wire the conductor if there is a bending flaw in the conductor. May come into contact with the adjacent copper foil, it may cause a short circuit.
The present invention has been made in view of the above-described circumstances, and an object of the present invention is to provide a universal substrate that improves work efficiency when soldering components and conductors and prevents a short circuit.

上記目的を達成するために、本考案は、絶縁基板に複数の端子挿入孔を多行多列に亘って互いに間隔を空けて格子状に配置し、それぞれの端子挿入孔を囲うように複数の電極を設けると共に、絶縁物で形成した突起を、前記端子挿入孔の行及び列とはずらして前記各電極の間に位置するように、互いに間隔を空けて一直線上に設けたことを特徴とする。   In order to achieve the above-described object, the present invention provides a plurality of terminal insertion holes in an insulating substrate arranged in a grid pattern in a multi-row, multi-column manner and spaced apart from each other, and surrounding each terminal insertion hole. The electrodes are provided, and the protrusions formed of an insulator are provided on a straight line at intervals from each other so as to be positioned between the electrodes so as to be shifted from the rows and columns of the terminal insertion holes. To do.

上記構成において、前記突起を斜め方向に隣接する電極間の中間に配置してもよい。   The said structure WHEREIN: You may arrange | position the said protrusion in the middle between the electrodes which adjoin diagonally.

本考案によれば、絶縁基板に複数の端子挿入孔を多行多列に亘って互いに間隔を空けて格子状に配置し、それぞれの端子挿入孔を囲うように複数の電極を設けると共に、絶縁物で形成した突起を、端子挿入孔の行及び列とはずらして各電極の間に位置するように、互いに間隔を空けて一直線上に設けたため、例えば、複数の電極を導線で接続する際に、導線を複数の突起に沿わせることで、導線が突起に支えられて安定するので、導線を直線的に配線し易くなり、作業効率を向上させることができる。また、導線を直線的に配線できるので、導線が隣の電極に接触することを防止でき、その結果、短絡を防止できる。   According to the present invention, a plurality of terminal insertion holes are arranged in a grid pattern in a multi-row, multi-column manner, spaced apart from each other, and provided with a plurality of electrodes so as to surround each terminal insertion hole. For example, when connecting a plurality of electrodes with conducting wires, the protrusions formed by the objects are arranged on a straight line with a space between each electrode so as to be positioned between the electrodes so as to be shifted from the rows and columns of the terminal insertion holes. Moreover, since the conducting wire is supported and stabilized by the projections along the plurality of projections, the conducting wires can be easily wired linearly, and the working efficiency can be improved. Moreover, since a conducting wire can be wired linearly, it can prevent that a conducting wire contacts an adjacent electrode, As a result, a short circuit can be prevented.

本考案の実施の形態に係るユニバーサル基板を裏面側から示す斜視図である。It is a perspective view which shows the universal substrate which concerns on embodiment of this invention from the back surface side. ユニバーサル基板を裏面側から示す平面図である。It is a top view which shows a universal board | substrate from the back surface side. 図2のIII−III断面を示す図である。It is a figure which shows the III-III cross section of FIG. 突起の取り付け方法を示す図であり、(A)は突起が取り付けられる前のユニバーサル基板を示す断面図、(B)は突起が取り付けられた後のユニバーサル基板を示す断面図である。It is a figure which shows the attachment method of protrusion, (A) is sectional drawing which shows a universal substrate before protrusion is attached, (B) is sectional drawing which shows a universal substrate after protrusion is attached. ユニバーサル基板の一部を拡大して裏面側から示す平面図である。It is a top view which expands and shows a part of universal substrate from the back side.

以下、図面を参照して本考案の実施の形態について説明する。
図1は本実施の形態に係るユニバーサル基板を裏面側から示す斜視図である。図2はユニバーサル基板を裏面側から示す平面図であり、図3は図2のIII−III断面を示す図である。
ユニバーサル基板10は、電気工作や、回路実験、試験用治具等に用いられる回路基板であり、図1及び図2に示すように、絶縁基板11に複数の端子挿入孔12が形成され、それぞれの端子挿入孔12を囲うように複数の電極(銅箔)13が設けられて構成されている。複数の端子挿入孔12は、直線的な多行多列に亘って互いに間隔を空けて格子状に配置されている。各電極13は、端子挿入孔12と略同心の円形に形成され、絶縁基板11の裏面11Aに設けられている。複数の電極13は、互いに間隔を空けて配置されている。
Embodiments of the present invention will be described below with reference to the drawings.
FIG. 1 is a perspective view showing the universal substrate according to the present embodiment from the back side. FIG. 2 is a plan view showing the universal substrate from the back side, and FIG. 3 is a cross-sectional view taken along the line III-III in FIG.
The universal substrate 10 is a circuit substrate used for electrical work, circuit experiment, test jig, etc. As shown in FIGS. 1 and 2, a plurality of terminal insertion holes 12 are formed in the insulating substrate 11, respectively. A plurality of electrodes (copper foil) 13 are provided so as to surround the terminal insertion holes 12. The plurality of terminal insertion holes 12 are arranged in a lattice pattern at intervals from each other over a linear multi-row multi-column. Each electrode 13 is formed in a circular shape substantially concentric with the terminal insertion hole 12, and is provided on the back surface 11 </ b> A of the insulating substrate 11. The plurality of electrodes 13 are arranged at intervals.

ユニバーサル基板10には、図3に示すように、絶縁基板11の表面11B側に、複数の部品14が実装され、各部品14から延びる端子14Aが端子挿入孔12に挿入され、端子14Aの先端部が絶縁基板11の裏面11A側で電極13に半田付けされる。そして、絶縁基板11の裏面11A側に、各部品14の端子14A間を結ぶための導線15が引き回され、各部品14の端子14Aを取り付けた電極13に導線15が半田付けされることで、電子回路が構成される。導線15には、導体が被覆されていない裸線や、導体が絶縁体等によって被覆された被複線が使用される。なお、図1では、部品14及び導線15が省略されており、図3には、部品14として一の抵抗のみが図示されている。   As shown in FIG. 3, in the universal substrate 10, a plurality of components 14 are mounted on the surface 11B side of the insulating substrate 11, and terminals 14A extending from the components 14 are inserted into the terminal insertion holes 12, and the tips of the terminals 14A The part is soldered to the electrode 13 on the back surface 11 </ b> A side of the insulating substrate 11. And the conducting wire 15 for connecting between the terminals 14A of each component 14 is drawn to the back surface 11A side of the insulating substrate 11, and the conducting wire 15 is soldered to the electrode 13 to which the terminal 14A of each component 14 is attached. An electronic circuit is configured. As the conducting wire 15, a bare wire that is not covered with a conductor or a covered wire that is covered with an insulator or the like is used. In FIG. 1, the component 14 and the conductive wire 15 are omitted, and only one resistor is illustrated as the component 14 in FIG. 3.

また、ユニバーサル基板10には、絶縁物であって耐熱性に優れた素材、例えば絶縁基板11と同じ素材で形成した複数の突起20が設けられている。本実施の形態の各突起20は、半球状の凸天面を有する円柱状に形成されているが、突起20の形状はこれに限定されるものではない。複数の突起20は、図1や図2に示すように、端子挿入孔12とは行及び列をずらして互いに隣接する4つの電極13の間に位置するように、互いに間隔を空けて一直線上に配置されている。また、突起20は、斜め方向に隣接する電極13間の中間位置に配置されている。   In addition, the universal substrate 10 is provided with a plurality of protrusions 20 formed of a material that is an insulator and has excellent heat resistance, for example, the same material as the insulating substrate 11. Although each protrusion 20 of this Embodiment is formed in the column shape which has a hemispherical convex top surface, the shape of the protrusion 20 is not limited to this. As shown in FIG. 1 and FIG. 2, the plurality of protrusions 20 are arranged on a straight line with a space from each other so as to be positioned between the four electrodes 13 adjacent to each other with a row and a column shifted from the terminal insertion holes 12. Is arranged. Further, the protrusion 20 is disposed at an intermediate position between the electrodes 13 adjacent in the oblique direction.

図4は、突起20の取り付け方法を示す図であり、図4(A)は突起20が取り付けられる前のユニバーサル基板10を示す断面図、図4(B)は突起20が取り付けられた後のユニバーサル基板10を示す断面図である。
突起20は、その平坦な底面が絶縁基板11の裏面11Aにシリコン系の接着剤(不図示)を用いて接着されて、ユニバーサル基板10に取り付けられる。接着剤には、シリコン系の他、エポキシ系、セラミック系等を利用できる。なお、突起20自体をエポキシ系やシリコン系、セラミック系の接着剤で形成してもよい。
4A and 4B are views showing a method of attaching the protrusions 20, FIG. 4A is a cross-sectional view showing the universal substrate 10 before the protrusions 20 are attached, and FIG. 4B is a view after the protrusions 20 are attached. 1 is a cross-sectional view showing a universal substrate 10.
The protrusion 20 is attached to the universal substrate 10 with its flat bottom surface adhered to the back surface 11A of the insulating substrate 11 using a silicon-based adhesive (not shown). For the adhesive, epoxy, ceramic, etc. can be used in addition to silicon. The protrusion 20 itself may be formed of an epoxy, silicon, or ceramic adhesive.

次に、突起20の作用について説明する。
図5は、ユニバーサル基板10の一部を拡大して裏面側から示す平面図である。
ユニバーサル基板10においては、図2及び図5に示すように、複数の突起20が直線的な多行多列に配列され、突起20が導線15を配線する際の目安となって、導線15の誤配線を防止できる。これにより、導線15によって離れた電極13同士を接続する場合にも、導線15を複数の突起20に沿わせることで、導線15を容易に配線できる。しかも、突起20は、斜め方向に隣接する電極13間の中間に配置されているため、導線15を複数の突起20に沿わせて配線しても、導線15が電極13上に位置するので、電極13に容易に半田付けできる。
Next, the operation of the protrusion 20 will be described.
FIG. 5 is an enlarged plan view showing a part of the universal substrate 10 from the back side.
In the universal substrate 10, as shown in FIGS. 2 and 5, a plurality of protrusions 20 are arranged in a linear multi-row multi-column, and the protrusions 20 serve as a guide when wiring the conductors 15. Incorrect wiring can be prevented. Thereby, also when connecting the electrodes 13 separated by the conducting wire 15, the conducting wire 15 can be easily wired by placing the conducting wire 15 along the plurality of protrusions 20. Moreover, since the protrusion 20 is disposed in the middle between the electrodes 13 adjacent in the oblique direction, even if the conductor 15 is wired along the plurality of protrusions 20, the conductor 15 is positioned on the electrode 13. It can be easily soldered to the electrode 13.

例えば、図2に示すように、電極13Aから電極13Bまでを導線15によって直線的に接続する場合には、導線15に曲げの癖があったとしても、導線15を突起20に沿わせることで、導線15が複数の突起20に支えられて安定するので、導線15を直線的に配線し易くなるとともに、導線15を容易に半田付けできる。
一方、略直線状の導線15を曲げて電極13Cから電極13Dまで角度を付けて接続する場合にも、導線15を突起20に沿わせることで、複数の突起20が導線15の支えとなって、導線15の形状が戻りにくくなるので、導線15を配線し易くなるとともに、導線15を容易に半田付けできる。
For example, as shown in FIG. 2, when the electrodes 13 </ b> A to 13 </ b> B are linearly connected by the conducting wire 15, even if the conducting wire 15 has a bending wrinkle, Since the lead wire 15 is supported and stabilized by the plurality of protrusions 20, the lead wire 15 can be easily wired linearly and the lead wire 15 can be easily soldered.
On the other hand, even when the substantially linear conducting wire 15 is bent and connected at an angle from the electrode 13C to the electrode 13D, the plurality of projections 20 support the conducting wire 15 by placing the conducting wire 15 along the projection 20. Since the shape of the conducting wire 15 is difficult to return, the conducting wire 15 can be easily wired and the conducting wire 15 can be easily soldered.

また、角度を付けて導線15を配線した場合にも、導線15の曲げ部の前後は直線的に配線できるため、配線が整理され、導線15の誤配線を防止できる。このように、導線15の誤配線を防止できるとともに、導線15を容易に配線できるので、導線15を取り付ける作業時間を短縮できる。さらに、導線15を直線的に配線することにより、導線15が隣の電極13に接触することを防止でき、その結果、短絡を防止できる。
これに加え、図5に示すように、複数の導線15を近接して配置する場合には、隣接する導線15間に突起20を挟ませることで、隣接する導線15間の絶縁性能が増加するので、隣接する導線15間で短絡することを防止できる。
Further, even when the conducting wire 15 is wired at an angle, the wiring 15 can be arranged linearly before and after the bent portion of the conducting wire 15, so that the wiring is arranged and erroneous wiring of the conducting wire 15 can be prevented. In this way, miswiring of the lead wire 15 can be prevented and the lead wire 15 can be easily wired, so that the work time for attaching the lead wire 15 can be shortened. Furthermore, by conducting the conducting wire 15 linearly, the conducting wire 15 can be prevented from coming into contact with the adjacent electrode 13, and as a result, a short circuit can be prevented.
In addition to this, as shown in FIG. 5, when a plurality of conductors 15 are arranged close to each other, the insulation performance between the adjacent conductors 15 is increased by sandwiching the protrusions 20 between the adjacent conductors 15. Therefore, it is possible to prevent a short circuit between the adjacent conductors 15.

また、複数の突起20は格子状に配置された電極13の行及び列とはずらして配置されているため、行方向又は列方向に隣接する電極13間のそれぞれに突起20を配置する場合に比べ、突起20の数を少なくできる。   Further, since the plurality of protrusions 20 are arranged so as to be shifted from the rows and columns of the electrodes 13 arranged in a grid pattern, when the protrusions 20 are arranged between the electrodes 13 adjacent in the row direction or the column direction, respectively. In comparison, the number of protrusions 20 can be reduced.

以上説明したように、本実施の形態によれば、絶縁基板11に複数の端子挿入孔12を多行多列に亘って互いに間隔を空けて格子状に配置し、それぞれの端子挿入孔12を囲うように複数の電極13を設けると共に、絶縁物で形成した突起20を、端子挿入孔12とは行及び列をずらして互いに隣接する4つの電極13の間に位置するように設ける構成とした。この構成により、複数の電極13を導線15で接続する際に、導線15を複数の突起20に沿わせることで、導線15が突起20に支えられて安定するので、導線15を直線的に配線させ易くなり、作業効率を向上させることができる。また、導線15を直線的に配線できるので、導線15が隣の電極13に接触することを防止でき、その結果、短絡を防止できる。   As described above, according to the present embodiment, a plurality of terminal insertion holes 12 are arranged in a grid pattern in the insulating substrate 11 so as to be spaced apart from each other over multiple rows and columns. A plurality of electrodes 13 are provided so as to surround, and the protrusions 20 formed of an insulator are provided so as to be positioned between the four electrodes 13 adjacent to each other with a row and a column shifted from the terminal insertion holes 12. . With this configuration, when the plurality of electrodes 13 are connected by the lead wires 15, the lead wires 15 are supported by the protrusions 20 by the lead wires 15 along the plurality of protrusions 20, so that the lead wires 15 are wired linearly. It becomes easy to make it possible to improve work efficiency. Moreover, since the conducting wire 15 can be wired linearly, it can prevent that the conducting wire 15 contacts the adjacent electrode 13, and can prevent a short circuit as a result.

但し、上記実施の形態は本考案の一態様であり、本考案の趣旨を逸脱しない範囲において適宜変更可能であるのは勿論である。
例えば、上記実施の形態では、電極13としての銅箔は絶縁基板11の裏面11Aに設けられていたが、絶縁基板の両面に設けられてもよいし、絶縁基板の両面の銅箔が端子挿入孔の内面に施したスルーホール鍍金によって接続されていてもよい。また、銅箔の外形は、円形に限定されるものではない。
However, the above embodiment is an aspect of the present invention, and it is needless to say that the embodiment can be appropriately changed without departing from the gist of the present invention.
For example, in the above embodiment, the copper foil as the electrode 13 is provided on the back surface 11A of the insulating substrate 11, but it may be provided on both surfaces of the insulating substrate, or the copper foil on both surfaces of the insulating substrate may be inserted into the terminal. You may connect by the through-hole plating given to the inner surface of a hole. Moreover, the external shape of copper foil is not limited to a circle.

10 ユニバーサル基板
11 絶縁基板
12 端子挿入孔
13 電極(銅箔)
20 突起
10 Universal substrate 11 Insulating substrate 12 Terminal insertion hole 13 Electrode (copper foil)
20 protrusions

Claims (2)

絶縁基板に複数の端子挿入孔を多行多列に亘って互いに間隔を空けて格子状に配置し、それぞれの端子挿入孔を囲うように複数の電極を設けると共に、絶縁物で形成した突起を、前記端子挿入孔の行及び列とはずらして前記各電極の間に位置するように、互いに間隔を空けて一直線上に設けたことを特徴とするユニバーサル基板。   A plurality of terminal insertion holes are arranged in a grid pattern in a multi-row, multi-column manner, spaced apart from each other on the insulating substrate, and a plurality of electrodes are provided so as to surround each terminal insertion hole, and a protrusion formed of an insulator is provided. A universal substrate characterized by being provided on a straight line with a space between each other so as to be positioned between the electrodes so as to be shifted from the rows and columns of the terminal insertion holes. 前記突起を斜め方向に隣接する電極間の中間に配置したことを特徴とする請求項1に記載のユニバーサル基板。   The universal substrate according to claim 1, wherein the protrusion is disposed in the middle between electrodes adjacent in an oblique direction.
JP2010003457U 2010-05-25 2010-05-25 Universal board Expired - Lifetime JP3161640U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010003457U JP3161640U (en) 2010-05-25 2010-05-25 Universal board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010003457U JP3161640U (en) 2010-05-25 2010-05-25 Universal board

Publications (1)

Publication Number Publication Date
JP3161640U true JP3161640U (en) 2010-08-05

Family

ID=54864545

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010003457U Expired - Lifetime JP3161640U (en) 2010-05-25 2010-05-25 Universal board

Country Status (1)

Country Link
JP (1) JP3161640U (en)

Similar Documents

Publication Publication Date Title
JP4213559B2 (en) Contact sheet, manufacturing method thereof and socket
JP4686633B2 (en) connector
JP5100694B2 (en) Semiconductor device
JP2005302481A (en) Connector
CN107742788A (en) Can fast assembling steady type USB TYPE C connectors
CN202564681U (en) Electrical connector
JP3161640U (en) Universal board
JP4064091B2 (en) Manufacturing method of electrical connector
JP5622051B2 (en) Board terminal and board connector using the same
JP5835166B2 (en) Semiconductor device and method for manufacturing semiconductor device
JP2017139394A (en) Electric connection structure and method for electronic circuit board and fpc
JP6381439B2 (en) Cable connection structure
JP6376467B2 (en) Busbar circuit body
JP2014096224A (en) Flat cable
KR101344935B1 (en) contact for connector
JP5488024B2 (en) AC adapter
KR100818464B1 (en) Smd type array jumper
KR101927335B1 (en) Connector
JP2011044519A (en) Electronic component mounting structure
JP5365919B2 (en) Capacitor
CN101859953A (en) Electric connector
JP2008108864A (en) Fitting structure of parallel jumper to substrate
JP2006303086A (en) Semiconductor device
CN108023014B (en) Electronic component
JP3914192B2 (en) Joint connector

Legal Events

Date Code Title Description
R150 Certificate of patent or registration of utility model

Ref document number: 3161640

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130714

Year of fee payment: 3

EXPY Cancellation because of completion of term